Multilevel optimization for large-scale circuit placement

被引:70
|
作者
Chan, TF [1 ]
Cong, J [1 ]
Kong, TM [1 ]
Shinnerl, JR [1 ]
机构
[1] Univ Calif Los Angeles, Dept Math, Los Angeles, CA 90095 USA
关键词
D O I
10.1109/ICCAD.2000.896469
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We have designed and implemented a new class of fast and highly scalable placement algorithms that directly handle complex constraints and achieve total wirelengths comparable to the state of the art. Our approach exploits recent advances in (i) multilevel methods for hierarchical computation, (ii) interior-point methods for nonconvex nonlinear programming, and (iii) the Fast Multipole Method for the order N evaluation of sums over the N(N - 1)/2 pairwise interactions of N components. Significant adaptation of these methods for the placement problem is required, and we have therefore developed a set of customized discrete algorithms for clustering, declustering, slot assignment, and local refinement with which the continuous algorithms are naturally combined. Preliminary test runs on benchmark circuits with up to 184,000 cells produce total wirelengths within approximately 5-10% of those of GORDIAN-L [1] in less than one tenth the run time. Such an ultra-fast placement engine is badly needed for timing convergence of the synthesis and layout phases of integrated circuit design.
引用
收藏
页码:171 / 176
页数:6
相关论文
共 50 条
  • [1] Multilevel Optimization for Large-Scale Hierarchical FPGA Placement
    戴晖
    周强
    边计年
    JournalofComputerScience&Technology, 2010, 25 (05) : 1083 - 1091
  • [2] Multilevel Optimization for Large-Scale Hierarchical FPGA Placement
    Hui Dai
    Qiang Zhou
    Ji-Nian Bian
    Journal of Computer Science and Technology, 2010, 25 : 1083 - 1091
  • [3] Multilevel Optimization for Large-Scale Hierarchical FPGA Placement
    Dai, Hui
    Zhou, Qiang
    Bian, Ji-Nian
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (05) : 1083 - 1091
  • [4] Large-scale circuit placement
    Cong, J
    Shinnerl, JR
    Xie, M
    Kong, T
    Xin, Y
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (02) : 389 - 430
  • [5] Multilevel framework for large-scale global optimization
    Mahdavi, Sedigheh
    Rahnamayan, Shahryar
    Shiri, Mohammad Ebrahim
    SOFT COMPUTING, 2017, 21 (14) : 4111 - 4140
  • [6] Multilevel framework for large-scale global optimization
    Sedigheh Mahdavi
    Shahryar Rahnamayan
    Mohammad Ebrahim Shiri
    Soft Computing, 2017, 21 : 4111 - 4140
  • [7] Multilevel large-scale modules placement with refined neighborhood exchange
    Wang, Kuan-Chung
    Chen, Hung-Ming
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 235 - +
  • [8] Large-scale nonlinear optimization in circuit tuning
    Wächter, A
    Visweswariah, C
    Conn, AR
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2005, 21 (08): : 1251 - 1262
  • [9] MULTILEVEL OPTIMIZATION OF LARGE-SCALE DYNAMIC-SYSTEMS
    SILJAK, DD
    SUNDARESHAN, MK
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (01) : 79 - 84
  • [10] A PLACEMENT FLOW FOR VERY LARGE-SCALE MIXED-SIZE CIRCUIT PLACEMENT
    Chen, Jianli
    Zhu, Wenxing
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (02)