Embedded block coding in JPEG2000

被引：41
|
作者：
Taubman, D [1 ]
Ordentlich, E [1 ]
Weinberger, M [1 ]
Seroussi, G [1 ]
Ueno, I [1 ]
Ono, F [1 ]
机构：
[1] Univ New S Wales, Sydney, NSW, Australia
来源：
2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/ICIP.2000.899218
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper describes the embedded block coding algorithm at the heart of the JPEG2000 image compression standard. The algorithm achieves excellent compression performance, usually somewhat higher than that of SPIHT with arithmetic coding, but in some cases substantially higher. The algorithm utilizes the same low complexity binary arithmetic coding engine as JBIG2. Together with careful design of the bit-plane coding primitives, this enables comparable execution speed to that observed with the simpler variant of SPIHT without arithmetic coding. The coder offers additional advantages including memory locality, spatial random access and ease of geometric manipulation.
引用
收藏
页码：33 / 36
页数：4
相关论文
共 50 条
  • [1] Embedded block coding in JPEG2000
    Taubman, David
    Ordentlich, Erik
    Weinberger, Marcelo
    Seroussi, Gadiel
    HP Laboratories Technical Report, 2001, (35):
  • [2] Reduced workload block coding in JPEG2000
    Dyer, Michael
    Taubman, David
    Nooshabadi, Saeid
    2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 745 - +
  • [3] Embedded block coding in JPEG 2000
    Taubman, D
    Ordentlich, E
    Weinberger, M
    Seroussi, G
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2002, 17 (01) : 49 - 72
  • [4] Analysis of multiple parallel block coding in JPEG2000
    Dyer, Michael
    Nooshabadi, Saeid
    Taubman, David
    2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2425 - 2428
  • [5] High-speed memory-saving architecture for the embedded block coding in JPEG2000
    Hsiao, YT
    Lin, HD
    Lee, KB
    Jen, CW
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 133 - 136
  • [6] Parallel embedded block coding architecture for JPEG 2000
    Fang, HC
    Chang, YW
    Wang, TC
    Lian, CJ
    Chen, LG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (09) : 1086 - 1097
  • [7] Adaptive rate control for JPEG2000 image coding in embedded systems
    Masuzaki, T
    Tsutsui, H
    Izumi, T
    Onoye, T
    Nakamura, Y
    2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2002, : 77 - 80
  • [8] A scalable embedded JPEG2000 architecture
    Zhang, CH
    Long, Y
    Kurdahi, F
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2005, 3553 : 334 - 343
  • [9] Optimization of Arithmetic Coding for JPEG2000
    Rhu, Minsoo
    Park, In-Cheol
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (03) : 446 - 451
  • [10] Analysis of scalable architecture for the embedded block coding in JPEG 2000
    Chen, Chun-Chia
    Chang, Yu-Wei
    Fang, Hung-Chi
    Chen, Liang-Gee
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2609 - +
12345