An image processor for digital film

被引:0
|
作者
Lucas, AD [1 ]
Ernst, R [1 ]
机构
[1] Tech Univ Braunschweig, Inst Comp & Commun Network Engn, Braunschweig, Germany
关键词
weak-programing; stream-based architechture; digital film; reconfigurable; FPGA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an FPGA based hardware architecture, named FlexWAFE, for high resolution, high troughput real-time digital film processing. Complex algorithms require several hundred arithmetic operations per pixel which is beyond the scope of current DSP processors. To simplify programming and yet achieve high clock rates, the architecture combines component configuration with weak programmability., It alleviates the memory bottleneck by an efficient use of internal memory blocks and a multi-stream SDRAM memory scheduler with tightly bounded latency. Several examples of a Discrete Wavelet Transform and a complex noise reducer demonstrate the architecture efficiency.
引用
收藏
页码:219 / 224
页数:6
相关论文
共 50 条
  • [1] A FAST DIGITAL IMAGE-PROCESSOR
    VIITANEN, J
    PULKKINEN, O
    COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1986, 5 (01): : 61 - 66
  • [2] A DIGITAL SIGNAL PROCESSOR FOR IMAGE RECOVERY APPLICATIONS
    PING, FX
    YAN, ZM
    UNBEHAUEN, R
    FREQUENZ, 1994, 48 (11-12) : 265 - 269
  • [3] FPGA IMPLEMENTATION OF PARALLEL DIGITAL IMAGE PROCESSOR
    Brylski, Przemyslaw
    Strzelecki, Michal
    SPA 2010: SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS CONFERENCE PROCEEDINGS, 2010, : 25 - 28
  • [4] PRELIMINARY EXPERIMENTS WITH A DIGITAL-IMAGE PROCESSOR
    FRIEDEN, BR
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA, 1969, 59 (11) : 1525 - &
  • [5] SOFTWARE SYSTEM FOR THE DIGITAL IMAGE PROCESSOR.
    Tsukiyama, Toshifumi
    Shirai, Yoshiaki
    Bulletin of the Electrotechnical Laboratory, Tokyo, 1982, 46 (09): : 19 - 41
  • [6] A digital image processor for complex shape metrology
    Qian, QD
    22ND ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4889 : 1085 - 1091
  • [7] SYSTEM ARCHITECTURE OF A MULTITASKING DIGITAL IMAGE-PROCESSOR
    PENDERGRASS, RA
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 435 : 158 - 164
  • [8] A PARALLEL DIGITAL PROCESSOR SYSTEM FOR PARTICLE IMAGE VELOCIMETRY
    MEINHART, CD
    PRASAD, AK
    ADRIAN, RJ
    MEASUREMENT SCIENCE AND TECHNOLOGY, 1993, 4 (05) : 619 - 626
  • [9] Workflow Optimization of Raster Image Processor for Digital Press
    Duan, Hua-Wei
    Chen, Guang-Xue
    ADVANCES IN ENGINEERING DESIGN AND OPTIMIZATION II, PTS 1 AND 2, 2012, 102-102 : 1069 - 1073
  • [10] Integrated Photonic Processor Implementing Digital Image Convolution
    Wang, Chensheng
    Wu, Wenhao
    Wang, Zhenhua
    Zhang, Zhijie
    Xiong, Wei
    Deng, Leimin
    ELECTRONICS, 2025, 14 (04):