Implanted-ion dose variation from Si surface status of sub-nm scale on 90 nm ULSI process

被引:0
|
作者
Kase, M [1 ]
Kubo, T [1 ]
Watanabe, K [1 ]
Okabe, K [1 ]
Nakao, H [1 ]
机构
[1] Fujitsu Ltd, Adv LSI Dev Div, Tokyo, Japan
关键词
shallow junction; transistor; dose loss; B diffusion;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
To make a shallow junction, understanding the influence of the Si surface status is quite important to achieve stable-dose implanted layers. The causes of dose variation can be a sub-nm screening/capping oxide and silicon loss, which originate from the wet chemical processes, the photo resist processes and the clean room environment. These phenomena are examined using SIMS, sheet resistance and the transistor characteristics of a 90 nm node of high end CMOS logic device.
引用
收藏
页码:33 / 35
页数:3
相关论文
共 16 条
  • [1] A process variation compensating technique for sub-90nm dynamic circuits
    Kim, CH
    Roy, K
    Hsu, S
    Alvandpour, A
    Krishnamurthy, RK
    Borkar, S
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 205 - 206
  • [2] Self-Assembly of Pentacene on Sub-nm Scale Surface Roughness-Controlled Gate Dielectrics
    Mingyuan Pei
    Joong Se Ko
    Hwanho Shin
    Minsang Cho
    Jimin Baek
    Gyudong Kim
    Ji Ho Youk
    Hoichang Yang
    Macromolecular Research, 2018, 26 : 942 - 949
  • [3] Self-Assembly of Pentacene on Sub-nm Scale Surface Roughness-Controlled Gate Dielectrics
    Pei, Mingyuan
    Ko, Joong Se
    Shin, Hwanho
    Cho, Minsang
    Baek, Jimin
    Kim, Gyudong
    Youk, Ji Ho
    Yang, Hoichang
    MACROMOLECULAR RESEARCH, 2018, 26 (10) : 942 - 949
  • [4] Interferometric Characterisation of Path Length Errors Resulting from Mirror Surface Topography with Sub-nm Reproducibility
    Koegel, H.
    Gohlke, M.
    Pijnenburg, J.
    Gerardi, D.
    Schuldt, T.
    Johann, U.
    Braxmaier, C.
    Weise, D.
    9TH LISA SYMPOSIUM, 2013, 467 : 297 - +
  • [5] Mask process variation induced OPC accuracy in sub-90nm technology node
    Park, Se-Jin
    Shim, Yeon-Ah
    Kang, Jae-Hyun
    Choi, Jae-Young
    Yoon, Kyung-Hee
    Lee, Yong-Suk
    Kim, Keeho
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U2190 - U2197
  • [6] Electronic transport properties of Si thin film from bulk to sub-nm thickness: a first-principles study
    Yamauchi, J
    PHYSICS OF SEMICONDUCTORS, PTS A AND B, 2005, 772 : 83 - 84
  • [7] An on-die CMOS leakage current sensor for measuring process variation in sub-90nm generations
    Kim, CH
    Roy, K
    Hsu, S
    Krishnamurthy, RK
    Borkar, S
    2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 221 - 222
  • [8] An on-die CMOS leakage current sensor for measuring process variation in sub-90nm generations
    Kim, CH
    Roy, K
    Hsu, S
    Krishnamurthy, RK
    Borkar, S
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 250 - 251
  • [9] Hydrogen/Deuterium-defect complexes involved in the ion cutting of Si (001) at the sub-100 nm scale
    Moutanabbir, O
    Terreault, B
    Chicoine, M
    Simpson, PJ
    Zahel, T
    Hobler, G
    PHYSICA B-CONDENSED MATTER, 2006, 376 : 36 - 40
  • [10] Gate-First Metal-Gate/High-k n-MOSFETs With Deep Sub-nm Equivalent Oxide Thickness (0.58 nm) Fabricated With Sulfur-Implanted Schottky Source/Drain Using a Low-Temperature Process
    Suzuki, Masamichi
    Nishi, Yoshifumi
    Kinoshita, Atsuhiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3674 - 3677