共 50 条
- [1] Design of RISC Processor Using VHDL and Cadence ADVANCES TECHNIQUES IN COMPUTING SCIENCES AND SOFTWARE ENGINEERING, 2010, : 517 - 525
- [2] Encryption Design Based on FPGA using VHDL INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2012, 12 (12): : 96 - 100
- [3] VHDL based design of an FDWT processor IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 1609 - 1613
- [4] Design and Implementation of FPGA Soft Core Processor forLow Power Multicore Embedded Systemusing VHDL 2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 328 - 332
- [5] Design of a Hypothetical Processor Using Re-configurable Logic in VHDL SYSTEM AND ARCHITECTURE, CSI 2015, 2018, 732 : 275 - 283
- [6] Design and Implementation of a 64-bit RISC Processor using VHDL UKSIM 2009: ELEVENTH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION, 2009, : 568 - +
- [7] A single clock cycle MIPS RISC processor design using VHDL 2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 199 - 203
- [9] Optimizing design of FPGA based on VHDL ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 28 - 31
- [10] Processor, Assembler, and Compiler Design Education using an FPGA PROCEEDINGS OF THE 2008 14TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, : 723 - 728