Rectification of Integer Arithmetic Circuits using Computer Algebra Techniques

被引:1
|
作者
Rao, Vikas [1 ]
Ondricek, Haden [1 ]
Kalla, Priyank [1 ]
Enescu, Florian [2 ]
机构
[1] Univ Utah, Dept Elect & Comp Engn, Salt Lake City, UT 84112 USA
[2] Georgia State Univ, Dept Math & Stat, Atlanta, GA 30303 USA
基金
美国国家科学基金会;
关键词
Rectification; Debugging; Integer Arithmetic Circuits; Formal Methods; Symbolic Algebra; VERIFICATION;
D O I
10.1109/ICCD53106.2021.00039
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a symbolic algebra approach for multi-target rectification of integer arithmetic circuits. The circuit is represented as a system of polynomials and rectified against a polynomial specification with computations modeled over the field of rationals. Given a set of nets as potential rectification targets, we formulate a check to ascertain the existence of rectification functions at these targets. Upon confirmation, we compute the patch functions collectively for the targets. In this regard, we show how to synthesize a logic subcircuit from polynomial artifacts generated over the field of rationals. We present new mathematical contributions and results to substantiate this synthesis process. We present two approaches for patch function computation: a greedy approach that resolves the rectification functions for the targets and an approach that explores a subset of don't care conditions for the targets. Our approach is implemented as custom software and utilizes the existing open-source symbolic algebra libraries for computations. We present experimental results of our approach on several integer multipliers benchmark and discuss the quality of the patch sub-circuits generated.
引用
收藏
页码:186 / 195
页数:10
相关论文
共 50 条
  • [1] POST-VERIFICATION DEBUGGING AND RECTIFICATION OF FINITE FIELD ARITHMETIC CIRCUITS USING COMPUTER ALGEBRA TECHNIQUES
    Rao, Vikas
    Gupta, Utkarsh
    Ilioaea, Irina
    Srinath, Arpitha
    Kalla, Priyank
    Enescu, Florian
    PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2018, : 121 - 129
  • [2] Challenges in Verifying Arithmetic Circuits Using Computer Algebra
    Biere, Armin
    Kauers, Manuel
    Ritirc, Daniela
    2017 19TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING (SYNASC 2017), 2017, : 9 - 15
  • [3] Incremental column-wise verification of arithmetic circuits using computer algebra
    Kaufmann, Daniela
    Biere, Armin
    Kauers, Manuel
    FORMAL METHODS IN SYSTEM DESIGN, 2020, 56 (1-3) : 22 - 54
  • [4] Incremental column-wise verification of arithmetic circuits using computer algebra
    Daniela Kaufmann
    Armin Biere
    Manuel Kauers
    Formal Methods in System Design, 2020, 56 : 22 - 54
  • [5] Formal verification of multiplier circuits using computer algebra
    Kaufmann, Daniela
    IT-INFORMATION TECHNOLOGY, 2022, 64 (06): : 285 - 291
  • [6] Unlocking approximation for in-memory computing with Cartesian genetic programming and computer algebra for arithmetic circuits
    Froehlich, Saman
    Drechsler, Rolf
    IT-INFORMATION TECHNOLOGY, 2022, 64 (03): : 99 - 107
  • [7] Methods for justifying arithmetic hypotheses and computer algebra
    N. M. Glazunov
    Programming and Computer Software, 2006, 32
  • [8] Methods for justifying arithmetic hypotheses and computer algebra
    Glazunov, N. M.
    PROGRAMMING AND COMPUTER SOFTWARE, 2006, 32 (03) : 128 - 133
  • [9] Algebraic Techniques for Rectification of Finite Field Circuits
    Rao, Vikas
    Ondricek, Haden
    Kalla, Priyank
    Enescu, Florian
    PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 168 - 173
  • [10] Formal Verification of Constrained Arithmetic Circuits using Computer Algebraic Approach
    Su, Tiankai
    Yasin, Atif
    Pillement, Sebastien
    Ciesielski, Maciej
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 386 - 391