RTOS modeling for system level design

被引:0
|
作者
Gerstlauer, A [1 ]
Yu, HB [1 ]
Gajski, DD [1 ]
机构
[1] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA
来源
关键词
RTOS; system level design; SLDL; modeling; refinement; methodology;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System level synthesis is widely seen as the solution for closing the productivity gap in system design. High-level system models are used in system level design for early design exploration. While real time operating systems (RTOS) are an increasingly important component in system design, specific RTOS implementations cannot be used directly in high level models. On the other hand, existing system level design languages (SLDL) lack support for RTOS modeling. In this chapter, we propose a RTOS model built on top of existing SLDLs which, by providing the key features typically available in any RTOS, allows the designer to model the dynamic behavior of multi-tasking systems at higher abstraction levels to be incorporated into existing design flows. Experimental result shows that our RTOS model is easy to use and efficient while being able to provide accurate results.
引用
收藏
页码:55 / 68
页数:14
相关论文
共 50 条
  • [1] RTOS modeling for system level design
    Gerstlauer, A
    Yu, HB
    Gajski, DD
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 130 - 135
  • [2] Enabling RTOS simulation modeling in a system level design language
    Hassan, M. AbdElSalam
    Sakanushi, Keishi
    Takeuchi, Yoshinori
    Imai, Masaharu
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 936 - 939
  • [3] Timed RTOS modeling for embedded system design
    He, ZT
    Mok, A
    Peng, C
    RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2005, : 448 - 457
  • [4] An Ideal API for RTOS Modeling at the System Abstraction Level
    Shaout, Adrian
    Mattar, Khalid
    Elkateeb, A.
    2008 5TH INTERNATIONAL SYMPOSIUM ON MECHATRONICS & ITS APPLICATIONS, SYMPOSIUM PROCEEDINGS, 2008, : 397 - 402
  • [5] High level RTOS Scheduler modeling for a fast design validation
    Hessel, Fabiano
    Marcon, Cesar
    Santos, Tatiana
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 461 - +
  • [6] Accurate Timed RTOS Model for Transaction Level Modeling
    Hwang, Yonghyun
    Schirner, Gunar
    Abdi, Samar
    Gajski, Daniel G.
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1333 - 1336
  • [7] Design and development of Tiny RTOS for Embedded system
    Patil, Bhushan B.
    Momin, Bashirahamad F.
    PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1565 - 1568
  • [8] Measurement, Analysis and Modeling of RTOS System Calls Timing
    Brandolese, Carlo
    Fornaciari, William
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 618 - 625
  • [9] Communication Modeling for System-Level Design
    Kahng, Andrew B.
    Samadi, Kambiz
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
  • [10] RTOS-centric cosimulator for embedded system design
    Honda, S
    Wakabayashi, T
    Tomiyama, H
    Takada, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3030 - 3035