共 50 条
- [1] Compact Modeling of III-V/Si FETs 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
- [2] Monolithic III-V/CMOS Co-integrated Technology, Scalable Compact Modeling, and Hybrid Circuit Design 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 848 - 851
- [4] MODELING OF III-V SEMICONDUCTOR-DEVICES JOURNAL OF THE INSTITUTION OF ELECTRONIC AND RADIO ENGINEERS, 1987, 57 (01): : S51 - S61
- [5] Modeling and simulation enhanced mobility and III-V devices Tech. Dig. Int. Electron Meet. IEDM, 2008,
- [7] Current Trends and Challenges in III-V HBT Compact Modeling 2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 278 - 281
- [8] Modeling and Analysis of III-V Logic FETs for Devices and Circuits: Sub-22nm Technology III-V SRAM Cell Design PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 342 - 346
- [10] An industrial view on compact modeling ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 41 - +