共 50 条
- [2] Optimal Scheduling in High-Speed Downlink Packet Access Networks ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION, 2010, 21 (01):
- [3] A power-efficient architecture for high-speed D/A converters PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 897 - 900
- [4] Technologies for High-speed and Power-efficient Routers and Switches 2008 14TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, (APCC), VOLS 1 AND 2, 2008, : 243 - 246
- [5] Delay-Bounded Power-Efficient Packet Scheduling for Uplink Systems of LTE 2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 277 - 280
- [6] Switched opportunistic packet scheduling for high speed packet access MIMO systems 2007 IEEE 66TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 1832 - +
- [8] A Novel Power-Efficient Architecture For High-Speed Flash ADCs 2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 247 - 250
- [9] A new scalable and efficient packet scheduling method in high-speed packet switch networks 2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, : 16 - 20