Simultaneous Partitioning and Signals Grouping for Time-Division Multiplexing in 2.5D FPGA-Based Systems

被引:17
|
作者
Chen, Shih-Chun [1 ]
Sun, Richard [2 ]
Chang, Yao-Wen [1 ,3 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Synopsys Inc, Mountain View, CA USA
[3] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
来源
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS | 2018年
关键词
Field Programmable Gate Array; Partitioning; Physical Design; Signal Grouping; Time-Division Multiplexing;
D O I
10.1145/3240765.3240847
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The 2.5D FPGA is a promising technology to accommodate a large design in one FPGA chip, but the limited number of inter-die connections in a 2.5D FPGA may cause routing failures. To resolve the failures, input/output time-division multiplexing is adopted by grouping cross-die signals to go through one routing channel with a timing penalty after netlist partitioning. However, grouping signals after partitioning might lead to a suboptimal solution. Consequently, it is desirable to consider simultaneous partitioning and signal grouping although the optimization objectives of partitioning and grouping are different, and the time complexity of such simultaneous optimization is usually high. In this paper, we propose a simultaneous partitioning and grouping algorithm that can not only integrate the two objectives smoothly, but also reduce the time complexity to linear time per partitioning iteration. Experimental results show that our proposed algorithm outperforms the state-of-the-arts flow in both cross-die signal timing criticality and system-clock periods.
引用
收藏
页数:7
相关论文
共 29 条
  • [1] FPGA-Based Annealing Processor with Time-Division Multiplexing
    Yamamoto, Kasho
    Ikebe, Masayuki
    Asai, Tetsuya
    Motomura, Masato
    Takamaeda-Yamazaki, Shinya
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (12) : 2295 - 2305
  • [2] HAsim: FPGA-Based High-Detail Multicore Simulation Using Time-Division Multiplexing
    Pellauer, Michael
    Adler, Michael
    Kinsy, Michel
    Parashar, Angshuman
    Emer, Joel
    2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 406 - 417
  • [3] An Analytical Approach for Time-Division Multiplexing Optimization in Multi-FPGA based Systems
    Pui, Chak-Wa
    Wu, Gang
    Mang, Freddy Y. C.
    Young, Evangeline F. Y.
    2019 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2019,
  • [4] Time-Division Multiplexing Based System-Level FPGA Routing
    Liu, Wei-Kai
    Chen, Ming-Hung
    Chang, Chia-Ming
    Chang, Chen-Chia
    Chang, Yao-Wen
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [5] Sequential Routing-based Time-division Multiplexing Optimization for Multi-FPGA Systems
    Lin, Wenxiong
    Wu, Haojie
    Gao, Peng
    Luo, Wenjun
    Cai, Shuting
    Xiong, Xiaoming
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (06)
  • [6] Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems
    Pui, Chak-Wa
    Young, Evangeline F. Y.
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [7] Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems
    Pui, Chak-Wa
    Young, Evangeline F. Y.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (02)
  • [8] A single chip FPGA-based solution for controlling of multi-unit PMSM motor with time-division multiplexing scheme
    Amornwongpeeti, Sarayut
    Ekpanyapong, Mongkol
    Chayopitak, Nattapon
    Monteiro, Joao L.
    Martins, Julio S.
    Afonso, Joao L.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 621 - 633
  • [9] Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification
    Zou, Peng
    Lin, Zhifeng
    Shi, Xiao
    Wu, Yingjie
    Chen, Jianli
    Yu, Jun
    Chang, Yao-Wen
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [10] Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems
    Lin, Tung-Wei
    Tai, Wei-Chen
    Lin, Yu-Cheng
    Jiang, Iris Hui-Ru
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,