A Comparative Study on Scaling Capabilities of Si and SiGe Nanoscale Double Gate Tunneling FETs

被引:23
|
作者
Bentrcia, Toufik [1 ]
Djeffal, Faycal [2 ]
Hichem, Ferhati [2 ]
Dibi, Zohir [2 ]
机构
[1] Univ Hadj Lakhdar Batna 1, Dept Phys, LEPCM, Batna 05000, Algeria
[2] Univ Mostefa Benboulaid Batna 2, Dept Elect, LEA, Batna 05000, Algeria
关键词
TFET design; SiGe alloy; Scaling; Interface traps; FIELD-EFFECT TRANSISTOR; JUNCTIONLESS MOSFET; PERFORMANCE; CIRCUIT; DESIGN; MODEL; TFET; GE;
D O I
10.1007/s12633-019-00190-w
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In the last few years, an accelerated trend towards the miniaturization of nanoscale circuits has been recorded. In this context, the Tunneling Field-Effect Transistors (TFETs) are gaining attention because of their good subthreshold characteristics, high scalability and low leakage current. However, they suffer from low values of the ON-state current and severe ambipolar transport mechanism. The aim of this work is to investigate the performance of SiGe nanoscale Double Gate TFET device including low doped drain region. The electrical performance of the considered device is investigated numerically using ATLAS 2D simulator, where both scaling and reliability aspects of the proposed design are reported. In this context, we address the impact of the channel length, traps density and drain doping parameters on the variation of some figures of merit of the device namely the swing factor and the I-ON/I-OFF ratio. The obtained results indicate the superior immunity of the proposed design against traps induced degradation in comparison to the conventional TFET structure. Therefore, this work can offer more insights regarding the benefit of adopting channel materials and drain doping engineering techniques for future reliable low-power nanoscale electronic applications.
引用
收藏
页码:945 / 953
页数:9
相关论文
共 50 条
  • [1] A Comparative Study on Scaling Capabilities of Si and SiGe Nanoscale Double Gate Tunneling FETs
    Toufik Bentrcia
    Fayçal Djeffal
    Hichem Ferhati
    Zohir Dibi
    Silicon, 2020, 12 : 945 - 953
  • [2] Novel SiGe/Si Heterojunction Double-Gate Tunneling FETs with a Heterogate Dielectric for High Performance
    Chen, Qing
    Sun, Rong
    Miao, Ruixia
    Liu, Hanxiao
    Yang, Lulu
    Qi, Zengwei
    He, Wei
    Li, Jianwei
    MICROMACHINES, 2023, 14 (04)
  • [3] Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
    Wei Li
    Hongxia Liu
    Shulong Wang
    Shupeng Chen
    Zhaonian Yang
    Nanoscale Research Letters, 2017, 12
  • [4] Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
    Li, Wei
    Liu, Hongxia
    Wang, Shulong
    Chen, Shupeng
    Yang, Zhaonian
    NANOSCALE RESEARCH LETTERS, 2017, 12
  • [5] NEGF analysis of double gate SiGe and GaAs tunnel FETs
    Mishra, Rahul
    Ghosh, Bahniman
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [6] Analysis of InAs-Si Heterojunction Double-Gate Tunnel FETs with Vertical Tunneling Paths
    Carrillo-Nunez, Hamilton
    Luisier, Mathieu
    Schenk, Andreas
    ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 302 - 305
  • [7] Channel-Potential Based Compact Model of Double-Gate Tunneling FETs Considering Channel-Length Scaling
    Wu, Peng
    Zhang, Jinyu
    Zhang, Li
    Yu, Zhiping
    2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 317 - 320
  • [8] ELECTRON RESONANT TUNNELING IN SI/SIGE DOUBLE BARRIER DIODES
    ISMAIL, K
    MEYERSON, BS
    WANG, PJ
    APPLIED PHYSICS LETTERS, 1991, 59 (08) : 973 - 975
  • [9] Device Improvement and Circuit Performance Evaluation of complete SiGe Double Gate Tunnel FETs
    Ghosh, Bahniman
    Mishra, Rahul
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [10] An analysis on the ambipolar current in Si double-gate tunnel FETs
    Hraziia
    Vladimirescu, Andrei
    Amara, Amara
    Anghel, Costin
    SOLID-STATE ELECTRONICS, 2012, 70 : 67 - 72