TSV CMP Processes on Bonded Wafers

被引：0
|
作者：
Mao, Yingjun [1 ]
Ren, Qin [1 ]
Loh, Woon Leng [1 ]
机构：
[1] ASTAR, Inst Microelect, 11 Sci Pk Rd,Sci Pk 2, Singapore 117685, Singapore
来源：
2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC) | 2015年
关键词：
TSV; CMP; Bonded wafers;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
TSV CMP processes on bonded wafers include TSV backside CMP revealing process and TSV Via last CMP process. The patterned and thinned device wafers are temporarily bonded on silicon carrier, which results in huge TTV (total thickness variation). Such TTV makes CMP processes more challenging. In this paper. CMP processes on bonded wafers are studied. Cu and barrier layer are successfully and fully removed, but the variation of underneath oxide layer exists because bonding and subsequent processes change the topography of the bonded wafers.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Developing the chemical cleaning processes of bonded wafers
    Suvorov, A.P.
    Grafutin, V.I.
    Prokop'ev, E.P.
    2003, Atomnaya Energiya (95):
  • [2] Wafer Edge Defect Study of Temporary Bonded and Thin Wafers in TSV Process Flow
    Gong, Jie
    Sood, Sumant
    Bhat, Rohit
    Jahanbin, Sina
    Aji, Prashant
    Uhrmann, Thomas
    Bravin, Julian
    Burggraf, Juergen
    Wimplinger, Markus
    Lindner, Paul
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1707 - 1712
  • [3] Electrochemical process for 3D TSV without CMP and lithographic processes
    Ja-Kyung Koo
    Jae-Ho Lee
    Electronic Materials Letters, 2014, 10 : 485 - 490
  • [4] Electrochemical Process for 3D TSV without CMP and Lithographic Processes
    Koo, Ja-Kyung
    Lee, Jae-Ho
    ELECTRONIC MATERIALS LETTERS, 2014, 10 (02) : 485 - 490
  • [5] TSV Cu Plating and Implications for CMP
    Radisic, A.
    Philipsen, H. G. G.
    Honore, M.
    Wang, Y. S.
    Heylen, N.
    El-Mekki, Z.
    Armini, S.
    Vandersmissen, K.
    Rodet, S.
    Van Ammel, A.
    Bender, H.
    Drijbooms, C.
    Vanstreels, K.
    Ruythooren, W.
    ELECTRONICS AND 3-D PACKAGING 4, 2011, 33 (36): : 11 - 21
  • [6] CMP Process Technology in TSV Application
    Wang, Yuchun
    Gage, Max
    Xia, Sherry
    Tu, Wen-Chiang
    Karuppiah, Lakshmanan
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 533 - 538
  • [7] A Review on the CMP of SiC and Sapphire Wafers
    Wang, Yongguang
    Zhang, L. C.
    ADVANCES IN ABRASIVE TECHNOLOGY XIII, 2010, 126-128 : 429 - 434
  • [8] Overcome Challenges in TSV CMP via Slurry Formulation
    Luo, K.
    Wang, C.
    Jing, J.
    Xu, S.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 603 - 608
  • [9] TSV CMP Process Optimization and Dishing Defect Reduction
    Lu, Xinchun
    2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 99 - 99
  • [10] A multiscale mechanical CMP model for patterned wafers
    Seok, J
    Sukam, CP
    Kim, AT
    Tichy, JA
    Cale, TS
    THIN FILM MATERIALS, PROCESSES, AND RELIABILITY: PLASMA PROCESSING FOR THE 100 NM NODE AND COPPER INTERCONNECTS WITH LOW-K INTER-LEVEL DIELECTRIC FILMS, 2003, 2003 (13): : 256 - 265
12345