A Simple Edge Termination Design for Vertical GaN P-N Diodes

被引:14
|
作者
Pandey, Prakash [1 ]
Nelson, Tolen M. [1 ]
Collings, William M. [1 ]
Hontz, Michael R. [2 ]
Georgiev, Daniel G. [1 ]
Koehler, Andrew D. [3 ]
Anderson, Travis J. [3 ]
Gallagher, James C. [3 ]
Foster, Geoffrey M. [3 ]
Jacobs, Alan [3 ]
Ebrish, Mona A. [3 ]
Gunning, Brendan P. [4 ]
Kaplar, Robert J. [4 ]
Hobart, Karl D. [3 ]
Khanna, Raghav [1 ]
机构
[1] Univ Toledo, Dept Elect Engn & Comp Sci, 2801 W Bancroft St, Toledo, OH 43606 USA
[2] Naval Surface Warfare Ctr Philadelphia Div, Philadelphia, PA 19112 USA
[3] US Naval Res Lab, Washington, DC 20375 USA
[4] Sandia Natl Labs, POB 5800, Albuquerque, NM 87185 USA
关键词
Doping; Semiconductor process modeling; Electric breakdown; Implants; Gallium nitride; Junctions; Resistance; Breakdown; edge termination; gallium nitride (GaN); TCAD; vertical diodes; SEMICONDUCTORS; IONIZATION; ACTIVATION;
D O I
10.1109/TED.2022.3192796
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Vertical power devices require significant attention to their edge termination designs to obtain higher breakdown voltages without substantial increase in ON-state resistance. A simple edge termination structure for a GaN p-n diode is proposed, comprising a full layer lightly doped p- type GaN region underneath the higher doped p ++ contact layer. A TCAD model of the device is developed, and removal of the portions of p++ cap outside of the device active area in simulations is shown to increase the device blocking voltage capability. It causes the depletion width to increase in the lightly doped p-type layer and allows it to act similar to a junction termination extension (JTE). These predictions are validated empirically, resulting in a 52% measured increase in breakdown capability after selective removal of the p++ cap. This simple edge termination technique can be formed with only a single low-energy nitrogen implant or etching procedure, greatly increasing its manufacturability overmore complex structures. Design optimization studies are pursued in TCAD to determine optimal parameter values for further improving breakdown performance. It is shown that the proposededge termination technique can be employed to produce future high voltage vertical GaN devices without a significant gain in ON-state resistance and with wide tolerance to process variations.
引用
收藏
页码:5096 / 5103
页数:8
相关论文
共 50 条
  • [1] In-Operando Spatial Imaging of Edge Termination Electric Fields in GaN Vertical p-n Junction Diodes
    Leonard, F.
    Dickerson, J. R.
    King, M. P.
    Armstrong, A. M.
    Fischer, A. J.
    Allerman, A. A.
    Kaplar, R. J.
    Talin, A. Alec
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (06) : 766 - 769
  • [2] High Performance Vertical GaN-on-GaN p-n Power Diodes With Hydrogen-Plasma-Based Edge Termination
    Fu, Houqiang
    Fu, Kai
    Huang, Xuanqi
    Chen, Hong
    Baranowski, Izak
    Yang, Tsung-Han
    Montes, Jossue
    Zhao, Yuji
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (07) : 1018 - 1021
  • [3] High Voltage Vertical p-n Diodes with Ion-Implanted Edge Termination and Sputtered SiNx Passivation on GaN substrates
    Wang, Jingshan
    Cao, Lina
    Xie, Jinqiao
    Beam, Edward
    McCarthy, Robert
    Youtsey, Chris
    Fay, Patrick
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [4] High voltage, high current GaN-on-GaN p-n diodes with partially compensated edge termination
    Wang, Jingshan
    Cao, Lina
    Xie, Jinqiao
    Beam, Edward
    McCarthy, Robert
    Youtsey, Chris
    Fay, Patrick
    APPLIED PHYSICS LETTERS, 2018, 113 (02)
  • [5] Hydrogen-Modulated Step Graded Junction Termination Extension in GaN Vertical p-n Diodes
    Lin, Wei
    Wang, Maojun
    Yin, Ruiyuan
    Wei, Jin
    Wen, Cheng P.
    Xie, Bing
    Hao, Yilong
    Shen, Bo
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (08) : 1124 - 1127
  • [6] Vertical Power p-n Diodes Based on Bulk GaN
    Kizilyalli, Isik C.
    Edwards, Andrew P.
    Aktas, Ozgur
    Prunty, Thomas
    Bour, David
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) : 414 - 422
  • [7] GaN-on-Si Vertical Schottky and p-n Diodes
    Zhang, Yuhao
    Sun, Min
    Piedra, Daniel
    Azize, Mohamed
    Zhang, Xu
    Fujishima, Tatsuya
    Palacios, Tomas
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (06) : 618 - 620
  • [8] Design and Fabrication of GaN p-n Junction Diodes With Negative Beveled-Mesa Termination
    Maeda, Takuya
    Narita, Tetsuo
    Ueda, Hiroyuki
    Kanechika, Masakazu
    Uesugi, Tsutomu
    Kachi, Tetsu
    Kimoto, Tsunenobu
    Horita, Masahiro
    Suda, Jun
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (06) : 941 - 944
  • [9] Effect of Buffer Layer Design on Vertical GaN-on-GaN p-n and Schottky Power Diodes
    Fu, Houqiang
    Huang, Xuanqi
    Chen, Hong
    Lu, Zhijian
    Zhang, Xiaodong
    Zhao, Yuji
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (06) : 763 - 766
  • [10] Bevel Edge Termination for Vertical GaN Power Diodes
    Binder, Andrew T.
    Dickerson, Jeramy R.
    Crawford, Mary H.
    Pickrell, Greg W.
    Allerman, Andrew A.
    Sharps, Paul
    Kaplar, Robert J.
    2019 IEEE 7TH WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA 2019), 2019, : 286 - 290