共 50 条
- [1] Logic Process Merging for Conservative Parallel Simulation of Logic Circuits PROCEEDINGS OF 2013 IEEE 4TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2012, : 1037 - 1040
- [4] Parallel algorithms for detecting hazards in combinational logic circuits IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : 177 - 181
- [5] ON ONE METHOD OF PARALLEL SIMULATION OF LOGIC-CIRCUITS AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 87 - 88
- [7] Parallel logic simulation of million-gate VLSI circuits MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005, : 521 - 524
- [10] SOME ELECTRONIC LOGIC CIRCUITS FOR SERIAL-PARALLEL ARITHMETIC RADIO AND ELECTRONIC ENGINEER, 1969, 37 (02): : 95 - +