Gate-all-around polycrystalline-silicon thin-film transistors with self-aligned grain-growth nanowire channels

被引:5
|
作者
Liao, Ta-Chuan [2 ,3 ,4 ]
Kang, Tsung-Kuei [1 ]
Lin, Chia-Min [1 ]
Wu, Chun-Yu [3 ,4 ]
Cheng, Huang-Chung [3 ,4 ]
机构
[1] Feng Chia Univ, Dept Elect Engn, Taichung 40724, Taiwan
[2] Taiwan Semicond Mfg Co, Hsinchu 300, Taiwan
[3] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
[4] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
关键词
elemental semiconductors; excimer lasers; grain boundaries; grain growth; nanowires; silicon; thin film transistors; EXCIMER-LASER-CRYSTALLIZATION; POLY-SI TFTS; PERFORMANCE;
D O I
10.1063/1.3691184
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this letter, gate-all-around (GAA) polycrystalline silicon thin-film transistors (TFTs) with self-aligned grain-growth channels were fabricated using excimer laser crystallization (ELC) on a recessed-nanowire (RN) structure. Via the RN structure constructed by a simple sidewall-spacer formation, location-controlled nucleation and volume-confined lateral grain growth within the RN body during ELC process have been demonstrated with only one perpendicular grain boundary in each nanowire channel. Because of the high-crystallinity channel together with GAA operation mode, the proposed GAA-RN TFTs show good device integrity of lower threshold voltage, steeper subthreshold slope, and higher field-effect mobility as compared with the conventional planar counterparts. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.3691184]
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Temperature- and doping-concentration-dependent characteristics of junctionless gate-all-around polycrystalline-silicon thin-film transistors
    Tso, Chia-Tsung
    Liu, Tung-Yu
    Pan, Fu-Ming
    Sheu, Jeng-Tzong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (04)
  • [2] Electrical properties of self-aligned gate-all-around polycrystalline silicon nanowires field-effect transistors
    Le Borgne, Brice
    Salauen, Anne-Claire
    Pichon, Laurent
    MICROELECTRONIC ENGINEERING, 2016, 150 : 32 - 38
  • [3] SELF-ALIGNED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS BY LASER IMPLANTATION
    COXON, P
    LLOYD, M
    MIGLIORATO, P
    APPLIED PHYSICS LETTERS, 1986, 48 (26) : 1785 - 1786
  • [4] Gate-all-around poly-Si nanowire junctionless thin-film transistors with multiple channels
    Tso, Chia-Tsung
    Liu, Tung-Yu
    Sheu, Jeng-Tzong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (06)
  • [5] Self-Aligned Planar Metal Double-Gate Polycrystalline-Silicon Thin-Film Transistors Fabricated at Low Temperature on Glass Substrate
    Ogata, Hiroyuki
    Ichijo, Kenji
    Kondo, Kenji
    Hara, Akito
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (02): : 285 - 288
  • [6] Self-Aligned Planar Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate
    Sasaki, Shun
    Ogata, Hiroyuki
    Hara, Akito
    PROCEEDINGS OF 2013 TWENTIETH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD 13): TFT TECHNOLOGIES AND FPD MATERIALS, 2013, : 251 - 254
  • [7] A self-aligned gate-all-around MOS transistor on single-grain silicon
    Zhang, SD
    Han, RQ
    Wang, HM
    Chan, MS
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (04) : G59 - G61
  • [8] Impact of the Hydrogenation Process on the Performance of Self-Aligned Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors
    Shika, Yusuke
    Bessho, Takuro
    Okabe, Yasunori
    Ogata, Hiroyuki
    Kamo, Shinya
    Kitahara, Kuninori
    Hara, Akito
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (03)
  • [9] GRAIN-GROWTH IN LASER DEHYDROGENATED AND CRYSTALLIZED POLYCRYSTALLINE SILICON FOR THIN-FILM TRANSISTORS
    MEI, P
    BOYCE, JB
    HACK, M
    LUJAN, R
    READY, SE
    FORK, DK
    JOHNSON, RI
    ANDERSON, GB
    JOURNAL OF APPLIED PHYSICS, 1994, 76 (05) : 3194 - 3199
  • [10] Analysis of Self-Heating-Related Instability in Self-Aligned p-Channel Polycrystalline-Silicon Thin-Film Transistors
    Gaucci, P.
    Valletta, A.
    Mariucci, L.
    Pecora, A.
    Maiolo, L.
    Fortunato, G.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (08) : 830 - 832