A New Class of Single Burst Error Correcting Codes with Parallel Decoding

被引:5
|
作者
Das, Abhishek [1 ]
Touba, Nur A. [2 ]
机构
[1] Univ Texas Austin, 2501 Speedway,EER South Tower 4-852,Stn 19, Austin, TX 78712 USA
[2] Univ Texas Austin, 2501 Speedway,EER South Tower 4-870, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
Adjacent errors; burst error correction; error correction codes (ECC); Memory fault tolerance; MEMORY; COST; BIT;
D O I
10.1109/TC.2019.2947425
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With technology scaling, burst errors or clustered errors are becoming increasingly common in different types of memories. Multiple bit upsets due to particle strikes, write disturbance errors, and magnetic field coupling are a few of the mechanisms which cause clustered errors. In this article, a new class of single burst error correcting codes are presented which correct a single burst of any size b within a codeword. A code construction methodology is presented which enables us to construct the proposed scheme from existing codes, e.g., Hamming codes. A new single step decoding methodology for the proposed class of codes is also presented which enables faster decoding. Different code constructions using Hamming codes, and BCH codes have been presented in this paper and a comparison is made with existing schemes in terms of decoding complexity and data redundancy. The proposed scheme in all cases reduces the decoder complexity for little to no increase in data redundancy, specifically for higher burst error sizes.
引用
收藏
页码:253 / 259
页数:7
相关论文
共 50 条
  • [1] Parallel decoding cyclic burst error correcting codes
    Umanesan, G
    Fujiwara, E
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (01) : 87 - 92
  • [2] Parallel decoding cyclic burst error correcting codes
    Umanesan, G
    Fujiwara, E
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, 2003, : 420 - 420
  • [3] Parallel decoding cyclic burst error correcting codes
    Umanesan, G. (nezz@fuji.cs.titech.ac.jp), 1600, IEEE Information Theory Society (Institute of Electrical and Electronics Engineers Inc.):
  • [4] Parallel Error-trapping Decoding Cyclic Burst Error Correcting Codes
    Xie, Jun
    Li, Dong
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 354 - 356
  • [5] Periodical burst error correcting codes with decoding error probability
    Das, Pankaj Kumar
    Haokip, Letminthang
    DISCRETE MATHEMATICS LETTERS, 2022, 8 : 49 - 56
  • [6] NEW CLASS OF CYCLIC, RANDOM AND BURST ERROR CORRECTING CODES
    OLCAYTO, E
    BIRSE, A
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 356 : 357 - 368
  • [7] SINGLE ERROR AND BURST ERROR CORRECTING CODES THROUGH A NEW METRIC
    KAUSHIK, ML
    JOURNAL OF CYBERNETICS, 1979, 9 (01): : 1 - 15
  • [8] Parallel decoding for burst error control codes
    Fujiwara, E
    Namba, K
    Kitakami, M
    ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 429 - 429
  • [9] Parallel decoding for burst error control codes
    Fujiwara, E
    Namba, K
    Kitakami, M
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2004, 87 (01): : 38 - 48
  • [10] MICROPROCESSOR BASED CODEC FOR A NEW CLASS OF BURST ERROR CORRECTING CODES
    OLCAYTO, E
    BROWN, G
    JOURNAL OF MICROCOMPUTER APPLICATIONS, 1988, 11 (02): : 107 - 116