共 50 条
- [1] Modeling and simulation of re-entrant semiconductor wafer fabrication lines with PM using GSPN MANUFACTURING SCIENCE AND ENGINEERING, PTS 1-5, 2010, 97-101 : 2469 - +
- [2] Hierarchical modeling and control of re-entrant semiconductor manufacturing facilities PROCEEDINGS OF THE 35TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-4, 1996, : 1736 - 1742
- [3] Hierarchical modeling and control for re-entrant semiconductor fabrication lines: A mini-fab benchmark ETFA '97 - 1997 IEEE 6TH INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION PROCEEDINGS, 1997, : 508 - 513
- [4] Time-optimal control for re-entrant semiconductor fabrication lines PROCEEDINGS OF THE 36TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-5, 1997, : 102 - 107
- [5] Study of Re-entrant Lines Modeling Based on Object-Oriented Petri Net SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS, PTS 1-4, 2013, 303-306 : 1280 - +
- [6] Application of Petri-net technique in modeling of semiconductor wafer fabrication Tongji Daxue Xuebao/Journal of Tongji University, 2008, 36 (12): : 1707 - 1711
- [7] Resource-based Petri net Modeling and Scheduling for Semiconductor Wafer Fabrication Systems ICOSCM 2007 - INTERNATIONAL CONFERENCE ON OPERATIONS AND SUPPLY CHAIN MANAGEMENT IN CHINA, 2007, 1
- [9] Release policy governor (RPG) for re-entrant semiconductor fabrication lines PROCEEDINGS OF THE 36TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-5, 1997, : 72 - 77
- [10] Queueing generalized Stochastic colored timed Petri nets-based approach to Modeling for semiconductor wafer fabrication 2007 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-7, 2007, : 946 - 950