Time - frequency analysis using NVIDIA Compute Unified Device Architecture (CUDA)

被引:0
|
作者
Kulpa, J. [1 ]
机构
[1] Warsaw Univ Technol, Inst Elect Syst, Fac Elect & Informat Technol, PL-00665 Warsaw, Poland
关键词
Spectrogram; CUDA;
D O I
10.1117/12.837990
中图分类号
P1 [天文学];
学科分类号
0704 ;
摘要
The Digital Signal Processing (DSP) requires high computing power. Von Newman architecture reaches it's limits. To meet the high requirement of DSP algorithms the parallel processing techniques are being used. The paper presents an example of DSP application on NVIDIA graphic card using CUDA environment. The presented result shows the high effectiveness of multi-core graphical card in Digital Signal Processing. The processing time of the example spectrogram is reduced 10 times compared to Central Processing Unit (CPU) of the standard PC
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Implementation of a Lattice Boltzmann kernel using the Compute Unified Device Architecture developed by nVIDIA
    Toelke, Jonas
    COMPUTING AND VISUALIZATION IN SCIENCE, 2010, 13 (01) : 29 - 39
  • [2] A Defect Inspection Method for TFT panel using the Compute Unified Device Architecture (CUDA)
    Jeong, Changki
    Yoo, Jinwoo
    Park, PooGyeon
    ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 774 - 777
  • [3] Serpent Encryption Algorithm Implementation on Compute Unified Device Architecture (CUDA)
    Nazlee, Anas Mohd
    Hussin, Fawnizu Azmadi
    Ali, Noohul Basheer Zain
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 164 - 167
  • [4] IMPLEMENTATION OF USUAL COMPUTERIZED TOMOGRAPHY METHODS ON GPU USING THE COMPUTE UNIFIED DEVICE ARCHITECTURE (CUDA)
    Recur, Benoit
    Desbarats, Pascal
    Domenger, Jean-Philippe
    SPA 2009: SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS CONFERENCE PROCEEDINGS, 2009, : 41 - 46
  • [5] Accelerating Rabin Karp on a Graphics Processing Unit (GPU) using Compute Unified Device Architecture (CUDA)
    Dayarathne, Nayomi
    Ragel, Roshan
    2014 7TH INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION FOR SUSTAINABILITY (ICIAFS), 2014,
  • [6] Compute Unified Device Architecture (CUDA) Based Finite-Difference Time-Domain (FDTD) Implementation
    Demir, Veysel
    Elsherbeni, Atef Z.
    APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2010, 25 (04): : 303 - 314
  • [7] Variable Block Size Motion Estimation Implementation on Compute Unified Device Architecture (CUDA)
    Lee, Dong-Kyu
    Oh, Seoung-Jun
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 633 - 634
  • [8] Voice command recognition with Dynamic Time Warping (DTW) using Graphics Processing Units (GPU) with Compute Unified Device Architecture (CUDA)
    Poli, Gustavo
    Levada, Alexandre L. M.
    Mari, Joao F.
    Saito, Jose Hiroki
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 19 - +
  • [9] H.264/AVC MOTION ESTIMATION IMPLMENTATION ON COMPUTE UNIFIED DEVICE ARCHITECTURE (CUDA)
    Chen, Wei-Nien
    Hang, Hsueh-Ming
    2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 697 - 700
  • [10] Parallel data mining techniques on Graphics Processing Unit with Compute Unified Device Architecture (CUDA)
    Liheng Jian
    Cheng Wang
    Ying Liu
    Shenshen Liang
    Weidong Yi
    Yong Shi
    The Journal of Supercomputing, 2013, 64 : 942 - 967