Principle of Bit-Synchronization Loop

被引：0
|
作者：
Sheng, Ke [1 ]
Anjum, M. R. [1 ]
Dida, Mussa A. [1 ]
机构：
[1] Beijing Inst Technol, Sch Informat & Elect, Beijing, Peoples R China
来源：
17TH IEEE INTERNATIONAL MULTI TOPIC CONFERENCE 2014 | 2014年
关键词：
TIMING RECOVERY;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper describes the construction and operating principles of bit-synchronization loop study based research, including the principles of the timing-error detector (Gardner Algorithm), the number-controlled oscillator and the interpolation filter. This paper is divided into three parts and simulation results have been performed using MATLAB. At last, the results are analyzed with conclusion that the loop performed the best sampled signal sequences.
引用
收藏
页码：115 / 117
页数：3
相关论文
共 50 条
  • [1] A DSP based bit-synchronization algorithm
    Loos, TS
    MILCOM 97 PROCEEDINGS, VOLS 1-3, 1997, : 1397 - 1401
  • [2] PERFORMANCE OF A FINITE PHASE STATE BIT-SYNCHRONIZATION LOOP WITH AND WITHOUT SEQUENTIAL FILTERS
    RANSOM, JJ
    GUPTA, SC
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1975, 23 (11) : 1198 - 1206
  • [3] Novel broad-band bit-synchronization circuit module for optical interconnections
    Onodera, K
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (02) : 475 - 481
  • [4] Mitigating Bit-Synchronization Errors in Huffman-Coding-Aided Index Modulation
    Liu, Ye
    Coon, Justin P.
    IEEE COMMUNICATIONS LETTERS, 2019, 23 (03) : 426 - 429
  • [5] Performance of VHF FH-radios with different bit-synchronization mechanism in a multipath environment
    Berger, G
    Safer, H
    Seifert, F
    1998 IEEE 5TH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES AND APPLICATIONS - PROCEEDINGS, VOLS 1-3, 1998, : 347 - 350
  • [6] A 10-Gb/s optical asynchronous packet receiver with a fast bit-synchronization circuit
    Tajima, A
    Takahashi, H
    Maeno, Y
    Araki, S
    Henmi, N
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (08): : 1387 - 1392
  • [7] A 10-Gb/s optical asynchronous packet receiver with a fast bit-synchronization circuit
    Tajima, A
    Takahashi, H
    Maeno, Y
    Araki, S
    Henmi, N
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1999, E82B (08) : 1121 - 1126
  • [8] 10-Gb/s optical asynchronous cell/packet receiver with a fast bit-synchronization circuit
    Tajima, Akio
    Takahashi, Hiroaki
    Araki, Soichiro
    Henmi, Naoya
    Conference on Optical Fiber Communication, Technical Digest Series, 1999,
  • [9] 1-GBIT/S HIGH-SPEED BIT-SYNCHRONIZATION LSI FOR B-ISDN
    OTSUKA, Y
    ELECTRONICS LETTERS, 1990, 26 (10) : 622 - 624
  • [10] A burst-mode bit-synchronization IC with large tolerance for pulse-width distortion for gigabit Ethernet PON
    Tagami, Hitoyuki
    Kozaki, Seiji
    Nakura, Kenich
    Kohama, Shigeki
    Nogami, Masamichi
    Motoshima, Kuniaki
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) : 2555 - 2565
12345