A multi-phase self-sensing clock generator for hybrid DPWM application

被引：4

作者：

Chen, Hua ^{[1
]}

Li, Shun ^{[1
]}

Niu, Qi ^{[1
]}

Wu, Yipin ^{[1
]}

Zhou, Feng ^{[1
]}

机构：

[1] Fudan Univ, ASCI & Syst State Key Lab, Shanghai 201203, Peoples R China

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

VCO; hybrid DPWM; temperature and process compensation;

D O I：

10.1109/ICASIC.2007.4415711

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design of a multiphase self-sensing clock generator and its application in a hybrid digital pulse-width modulator (DPWM). Based on a voltage controlled ring oscillator (VCO), the clock generator has its control voltage generated from a self-sensing circuit which uses a new enhanced circuit to compensate temperature and process variation. Its application in a hybrid DPWM could effectively reduce the required bits of counter. Simulation results show its frequency reaches l57.7MHz while the worst variation, across a temperature range of 0 degrees C to 100 degrees C under each process corner, is only +/- 5.7%. Besides, it reduces the required clock frequency for a 6-bit hybrid DPWM from 2.52GHz to only 157.7MHz.

引用

页码：635 / 638

页数：4

共 50 条

[1] Application of clock multi-phase technique
2000, (20):
[2] Design and implementation of a mixed-signal Boost converter with a novel multi-phase clock DPWM
Fan, Shiquan
Wang, Ke
Geng, Li
IEICE ELECTRONICS EXPRESS, 2010, 7 (14): : 1091 - 1097
[3] Design of a high resolution multi-phase clock generator based on DLL
Yu, Qi
Yang, Chang
Li, Jing
Wu, Shuangyi
Ning, Ning
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[4] Phase mismatch detection and compensation for PLL/DLL based multi-phase clock generator
Tan, Amber Han-Yuan
Wei, Gu-Yeon
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 417 - 420
[5] Impact of NBTI induced variations on delay locked loop multi-phase clock generator
Sriram, S. R.
Bindu, B.
MICROELECTRONICS RELIABILITY, 2016, 60 : 33 - 40
[6] A Multi-Phase Injection-Locked 8-Phase 17 GHz Clock Generator with 6b Phase Rotation for Multi-Phase Wireline Receivers
Zhou, Bob
Nikolic, Borivoje
2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 629 - 632
[7] A Multi-Phase Clock Generator for High Accuracy Fully Differential Switched Capacitor Readout Circuit
Lai, Xinquan
Zhang, Kai
Liu, Chen
Wang, Yuheng
Zhong, Longjie
Wang, Jiangtao
Ye, Qiang
Ma, D. -S.
2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
[8] A Wide-Input-Range Multi-phase Clock Generator Design for CMOS Image Sensors
Li, Timin
Li, Dongmei
2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), 2022, : 91 - 96
[9] A digitally skew correctable multi-phase clock generator using a master-slave DLL
Suzuki, A
Kawahito, S
Miyazaki, D
Furuta, M
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 105 - 108
[10] AN ASYNCHRONOUS SAR ADC WITH GATE-CONTROLLED RING OSCILLATOR FOR MULTI-PHASE CLOCK GENERATOR
Wu, Jifang
Li, Fule
Zhang, Chun
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,

← 1 2 3 4 5 →