A Monotonic Digitally Controlled Delay Element-Based Programmable Trigger Pulse Generator

被引：5

作者：

Dwivedi, Amit Krishna ^{[1
]}

Guduri, Manisha ^{[1
]}

Mehra, Rishab ^{[1
]}

Islam, Aminul ^{[1
]}

机构：

[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Bihar, India

来源：

PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION TECHNOLOGIES, IC3T 2015, VOL 1 | 2016年 / 379卷

关键词：

Programmable delay circuits; Trigger pulse generator; Digitally controlled delay element;

D O I：

10.1007/978-81-322-2517-1_36

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a resourceful utilization of a monotonic digitally controlled delay element (DCDE) to propose a programmable high frequency trigger pulse generator circuit (TPG). Performance evaluation of various analog and digital programmable delay elements (DEs) have been carried out to reach the conclusions presented. Further, this work exploits a monotonic DCDE along with an efficient XOR circuitry, to realize the proposed TPG. The proposed design generates a very high frequency ultra-thin pulses of pulse duration ranging from 56 to 170 ps for digital input vector ranging from '00000' to '11111', respectively. The proposed design has been extensively verified using SPICE @ 16-nm predictive technology model.

引用

页码：365 / 374

页数：10

共 50 条

[1] A monotonic digitally controlled delay element
Maymandi-Nejad, M
Sachdev, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2212 - 2219
[2] Design and analysis of a modified digitally controlled programmable delay element
Zhang, Yanlong
Wen, Zhiping
Yu, Lixin
IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 355 - +
[3] A digitally programmable delay element: Design and analysis
Maymandi-Nejad, M
Sachdev, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 871 - 878
[4] Power Optimized Digitally Programmable Delay Element
Kobenge, Sekedi Bomeh
Yang, Huazhong
ROCOM'09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON ROBOTICS, CONTROL AND MANUFACTURING TECHNOLOGY: ADVANCED ROBOTICS, CONTROL AND ADVANCED MANUFACTURING SYSTEMS, 2009, : 21 - 24
[5] A DIGITALLY CONTROLLED SAWTOOTH PULSE-GENERATOR
ABUELMAATTI, M
ELECTRONIC ENGINEERING, 1993, 65 (802): : 32 - 32
[6] A DLL-based programmable clock generator using threshold-trigger delay element and circular edge combiner
Huang, HY
Shen, JH
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 76 - 79
[7] Area-efficient digitally controlled CMOS feedback delay element with programmable duty cycle
Kim, Jongsun
IEICE ELECTRONICS EXPRESS, 2009, 6 (04): : 193 - 197
[8] The Research on Calibration for Trigger Delay of Pulse Pattern Generator
Gu, Weihong
Yang, Yang
Liu, Jiajia
Bai, Yongbin
PROCEEDINGS OF THE 2017 2ND INTERNATIONAL CONFERENCE ON MACHINERY, ELECTRONICS AND CONTROL SIMULATION (MECS 2017), 2017, 138 : 451 - 454
[9] Decoder and Pass Transistor based Digitally Controlled Linear Delay Element
Sharma, Prachi
Gupta, Anil
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 613 - 619
[10] Pulse Controlled Memristor-based Delay Element
Bunnam, Thanasin
Soltan, Ahmed
Sokolov, Danil
Yakovlev, Alex
2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,

← 1 2 3 4 5 →