共 50 条
- [2] Design and optimization of dynamically reconfigurable embedded systems ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 78 - 84
- [3] PaDReH -: A framework for the design and implementation of dynamically and partially reconfigurable systems SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 10 - 15
- [4] A compilation framework for a dynamically reconfigurable architecture FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1058 - 1067
- [5] An Integrated Optimization Framework for Partitioning, Scheduling and Floorplanning on Partially Dynamically Reconfigurable FPGAs PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 403 - 406
- [8] A Framework of Architectural Synthesis for Dynamically Reconfigurable FPGAs IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 283 - 286
- [9] Inter-processor communication optimization in dynamically reconfigurable embedded parallel systems PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2008, 4967 : 39 - +
- [10] Formal Verification of Dynamically Reconfigurable Systems 2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2015, : 71 - 75