The EH Model: Early Design Space Exploration of Intermittent Processor Architectures

被引:0
|
作者
Miguel, Joshua San [1 ]
Ganesan, Karthik [2 ]
Badr, Mario [2 ]
Xia, Chunqiu [2 ]
Li, Rose [2 ]
Hsiao, Hsuan [2 ]
Jerger, Natalie Enright [2 ]
机构
[1] Univ Wisconsin, Madison, WI 53706 USA
[2] Univ Toronto, Toronto, ON, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
NONVOLATILE; RETENTION; TIME;
D O I
10.1109/MICR0.2018.00055
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Energy-harvesting devices which operate solely on energy collected from their environment have brought forth a new paradigm of intermittent computing. These devices succumb to frequent power outages that would cause conventional systems to be stuck in a perpetual loop of restarting computation and never making progress. Ensuring forward progress in an intermittent execution model requires saving state in nonvolatile memory (backup) and potentially re-executing from the last saved state upon a power loss (restore). The interplay between spending energy on useful processing and spending energy on these necessary overheads yield unexpected trade-offs. To facilitate early design space exploration, the field of intermittent computing requires better models for 1) generalizing and reasoning about these trade-offs and 2) helping architects and programmers in making early-stage design decisions. We propose the EH model, which characterizes an intermittent system's ability to maximize how much of its available energy is spent on useful processor execution. The model parametrizes the energy costs associated with intermittent execution to allow an intuitive understanding of how forward progress can change. We use the Ell model to explore how forward progress is impacted with the frequency of backups and the energy cost of backups and restores. We validate the Ell model with hardware measurements on an MSP430 and characterize its parameters via simulation. We also demonstrate how architects and programmers can use the model to explore the design space of intermittent processors, derive insights, and model new optimizations that are unique to intermittent processor architectures.
引用
收藏
页码:600 / 612
页数:13
相关论文
共 50 条
  • [1] Systematic Design Space Exploration for Customisable Multi-Processor Architectures
    Cope, Ben
    Cheung, Peter Y. K.
    Luke, Wayne
    2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 57 - +
  • [2] Analytic Processor Model for Fast Design-Space Exploration
    Jongerius, Rik
    Mariani, Giovanni
    Anghel, Andreea
    Dittmann, Gero
    Vermij, Erik
    Corporaal, Henk
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 411 - 414
  • [3] A design space evaluation of grid processor architectures
    Nagarajan, R
    Sankaralingam, K
    Burger, D
    Keckler, SW
    34TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO-34, PROCEEDINGS, 2001, : 40 - 51
  • [4] Design Space Exploration of 2-D Processor Array Architectures for Similarity Distance Computation
    Kanan, Awos
    Gebali, Fayez
    Ibrahim, Atef
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (08) : 2218 - 2228
  • [5] The EH Model: Analytical Exploration of Energy-Harvesting Architectures
    San Miguel, Joshua
    Ganesan, Karthik
    Badr, Mario
    Jerger, Natalie Enright
    IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (01) : 76 - 79
  • [6] Design space exploration for arbitrary FPGA architectures
    Sing, LC
    Ha, YJ
    ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 269 - 275
  • [7] A Fast Design Space Exploration for VLIW Architectures
    Yazdani, Reza
    Sheidaeian, Hamed
    Salehi, Mostafa E.
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 856 - 861
  • [8] Design space exploration for dynamically reconfigurable architectures
    Miramond, B
    Delosme, JM
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 366 - 371
  • [9] Design space exploration of streaming multiprocessor architectures
    Zivkovic, VD
    Deprettere, E
    van der Wolf, P
    de Kock, E
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 228 - 234
  • [10] Efficient Design Space Exploration of GPGPU Architectures
    Jooya, Ali
    Baniasadi, Amirali
    Dimopoulos, Nikitas J.
    EURO-PAR 2012: PARALLEL PROCESSING WORKSHOPS, 2013, 7640 : 518 - 527