System-level dynamic thermal management for high-performance microprocessors

被引:56
|
作者
Kumar, Amit [1 ]
Shang, Li [2 ]
Peh, Li-Shiuan [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
[2] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada
基金
美国国家科学基金会;
关键词
dynamic thermal management; hybrid hardware-software management; thermal model;
D O I
10.1109/TCAD.2007.907062
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Thermal issues are fast becoming major design constraints in high-performance systems. Temperature variations adversely affect system reliability and prompt worst-case design. In recent history, researchers have proposed dynamic thermal-management (DTM) techniques targeting average-case design and tackling the temperature issue at runtime. While past work on DTM has focused on different techniques in isolation, it fails to consider a system-level approach which uses both hardware and software support in a synergistic fashion and hence leads to a significant execution-time overhead. In this paper, we propose HybDTM, a system-level framework for doing fine-grained coordinated thermal management using a hybrid of hardware techniques (like clock gating) and software techniques (like thermal-aware process scheduling), leveraging the advantages of both approaches in a synergistic fashion. We show that while hardware techniques can be used reactively to manage the overall temperature in case of thermal emergencies, proactive use of software techniques can build on top of it to balance the overall thermal profile with minimal overhead using the operating system (OS) support. In order to evaluate our proposed hybrid-DTM policy, we develop a novel regression-based thermal model, providing fast and accurate temperature estimates to do runtime thermal characterization of all applications running on the system, using hardware performance counters available in modern high-performance processors alongside thermal sensors for training the model at runtime. Our model is validated against actual temperature measurements from online thermal sensors, with the average estimation error found to be less than 5%. We also study system-level DTM issues, jointly considering both the processor and memory, and show how a unified DTM approach can benefit from global knowledge of individual system components. We evaluate our proposed methodology on a desktop system with an Intel Pentium-4 processor and a modified Linux OS, running a number of SPEC2000 benchmarks, in both uniprocessor and simultaneous multithreaded environments and show that our proposed technique is able to successfully manage the overall temperature with an average execution-time overhead of only 10.4% (20.1% maximum) compared to the case without any DTM, as opposed to 23.9% (46% maximum) overhead for purely hardware-based DTM. Our system, including the thermal-aware OS, built-in runtime thermal-characterization model, and interface to the underlying hardware using the Pentium-4 processor, is ready for release.
引用
收藏
页码:96 / 108
页数:13
相关论文
共 50 条
  • [1] Dynamic thermal management for high-performance microprocessors
    Brooks, D
    Martonosi, M
    HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, : 171 - 182
  • [2] Hierarchical Dynamic Thermal Management Method for High-Performance Many-Core Microprocessors
    Wang, Hai
    Ma, Jian
    Tan, Sheldon X. -D.
    Zhang, Chi
    Tang, He
    Huang, Keheng
    Zhang, Zhenghong
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 22 (01)
  • [3] A System-Level Optimization Framework for High-Performance Networking
    Benson, Thomas M.
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [4] Thermal management system for high performance PowerPC(TM) microprocessors
    Sanchez, H
    Kuttanna, B
    Olson, T
    Alexander, M
    Gerosa, G
    Philip, R
    Alvarez, J
    IEEE COMPCON 97, PROCEEDINGS, 1997, : 325 - 330
  • [5] System-Level Development and Verification Framework for High-Performance System Accelerator
    Wang, Chen-Chieh
    Wong, Ro-Pun
    Lin, Jing-Wun
    Chen, Chung-Ho
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 359 - 362
  • [6] System-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 23 - 31
  • [7] Getting high-performance silicon from system-level design
    Davis, WR
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 238 - 243
  • [8] System-Level Resource Monitoring in High-Performance Computing Environments
    Sandip Agarwala
    Christian Poellabauer
    Jiantao Kong
    Karsten Schwan
    Matthew Wolf
    Journal of Grid Computing, 2003, 1 (3) : 273 - 289
  • [9] Power Management and Delivery for High-Performance Microprocessors
    Karnik, Tanay
    Pant, Mondira
    Borkar, Shekhar
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [10] DISTRIBUTED SYSTEM-LEVEL CONTROL OF VEHICLES IN A HIGH-PERFORMANCE MATERIAL TRANSFER SYSTEM
    DUFFIE, NA
    PRABHU, VV
    IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 1995, 3 (02) : 212 - 217