Design flow for HW/SW acceleration transparency in the thumbpod secure embedded system

被引：0

作者：

Hwang, D ^{[1
]}

Schaumont, P ^{[1
]}

Fan, Y ^{[1
]}

Hodjat, A ^{[1
]}

Lai, BC ^{[1
]}

Sakiyama, K ^{[1
]}

Yang, SL ^{[1
]}

Verbauwhede, I ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA

来源：

40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003 | 2003年

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

This paper describes a case study and design flow of a secure embedded system called ThumbPod, which uses cryptographic and biometric signal processing acceleration. It presents the concept of HW/SW acceleration transparency, a systematic method to accelerate Java functions in both software and hardware. An example of acceleration transparency for a Rijndael encryption function is presented. The embedded prototype hardware platform is also described. Acceleration transparency yields software and hardware performance gains of 333X.

引用

页码：60 / 65

页数：6

共 50 条

[1] Communication synthesis and HW/SW integration for embedded system design
Gogniat, G
Auguin, M
Bianco, L
Pegatoquet, A
HARDWARE/SOFTWARE CODESIGN - SIXTH INTERNATIONAL WORKSHOP PROCEEDINGS, 1998, : 49 - 53
[2] HW/SW co-design of an embedded omni-imaging system
Xiong, Zhi-hui
Cheng, Irene
Zhang, Mao-jun
Basu, Anup
PROCEEDINGS 2012 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2012, : 3378 - 3383
[3] Improving embedded system design by means of HW-SW compilation on reconfigurable coprocessors
Moya, JM
Rincón, F
Moya, F
López, JC
ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 255 - 260
[4] System-level design flow based on a functional reference for HW and SW
Tibboel, Walter
Reyes, Victor
Klompstra, Martin
Alders, Dennis
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 23 - +
[5] Application of a system-level HW/SW co-design methodology to an industrial embedded system
Galassi, Alberto
Pomante, Luigi
Nardocci, Vitaliano
2024 13TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING, MECO 2024, 2024, : 64 - 70
[6] Design flow on a chip - An evolvable HW/SW platform
Kubisch, S
Hecht, R
Timmermann, D
ICAC 2005: Second International Conference on Autonomic Computing, Proceedings, 2005, : 393 - 394
[7] Seamless HW/SW co-design flow
Dedic, J
Trost, A
Zemva, A
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (01): : 18 - 25
[8] Teaching Hybrid HW/SW Embedded System Design Using FPGA-Based Devices
Rodriguez, Alfonso
Portilla, Jorge
de la Torre, Eduardo
Riesgo, Teresa
2016 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2016), 2016, : 161 - 165
[9] A HW/SW Co-design Methodology: An Accurate Power Efficiency Model and Design Metrics for Embedded System
Iftikhar, Khan
Jeong, Taikyeong Ted
Park, Gyungleen
Ambler, Anthony P.
SNPD 2009: 10TH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCES, NETWORKING AND PARALLEL DISTRIBUTED COMPUTING, PROCEEDINGS, 2009, : 3 - +
[10] A HW/SW design methodology for embedded SIMD vector signal processors
Robelly, J. P.
Cichon, G.
Ahlendorf, H.
Fettweis, G.
INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2008, 3 (03) : 160 - 169

← 1 2 3 4 5 →