Time-interleaved A/D converter with channel randomization

被引：0
|
作者：
Jin, HW
Lee, E
Hassoun, M
机构：
来源：
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Gain errors and offsets in time-interleaved structure A/D converters result in distortion in the output spectrum. To reduce these effects, a new method utilizing randomization technique is proposed. Simulation results show that the distortion level caused by gain errors and offsets was lowered. One of the advantages of this proposed method is that it requires low hardware cost to implement when compared to other auto-calibrating methods.
引用
收藏
页码：425 / 428
页数：4
相关论文
共 50 条
  • [1] A time-interleaved parallel ΔΣ A/D converter
    Eshraghi, A
    Fiez, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (03): : 118 - 129
  • [2] Bandwidth mismatch correction for a two-channel time-interleaved A/D converter
    Satarzadeh, Patrick
    Levy, Bernard C.
    Hurst, Paul J.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1705 - 1708
  • [3] Calibration of mismatch errors in time-interleaved A/D converter system
    Wang, H
    Lu, YX
    Wang, XG
    Liu, JJ
    Wan, YL
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 2, 2005, : 628 - 632
  • [4] Measurement verification of estimation method for time errors in a time-interleaved A/D converter system
    Elbornsson, J
    Folkesson, K
    Eklund, JE
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 129 - 132
  • [5] Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system
    Elbornsson, J
    Gustafsson, F
    Eklund, JE
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) : 151 - 158
  • [6] Improvement in the performance of time-interleaved A-D converter by estimated equalizing technique
    Sekiya, H
    Fuse, M
    Kawarai, S
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2005, 88 (12): : 9 - 18
  • [7] A digital technique for reducing clock jitter effects in time-interleaved A/D converter
    Jin, HW
    Lee, EKF
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 330 - 333
  • [8] An area efficient time-interleaved parallel delta-sigma A/D converter
    Eshraghi, A
    Fiez, T
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A386 - A389
  • [9] SAR ADCs in parallel [time-interleaved] converter arrays
    Kapusta, Ron
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [10] Cramer Rao lower bound for blind timing offset estimation of a two-channel time-interleaved A/D converter
    Huang, Steve
    Levy, Bernard C.
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 1237 - +
12345