A resistorless voltage reference source for 90 nm CMOS technology with low sensitivity to process and temperature variations

被引:0
|
作者
Borejko, Tomasz [1 ]
Pleskacz, Witold A. [1 ]
机构
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00662 Warsaw, Poland
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new compact low power voltage reference source for wireless and embedded applications is described. The reference voltage source has been designed in a mixed-signal UMC 90 nm CMOS process using subthreshold characteristics for generating a constant voltage of 423 mV at supply voltages front 1.1 V to 3.3 V with total current consumption 270 nA. The proposed circuit occupies 0.001 mm(2) chip area and achieves less than 110 ppm/degrees C for all process corners and temperature variation from -40 degrees C to 125 degrees C. The power supply rejection ratio without any filtering capacitor at 100 Hz and 10 MHz is lower than -50 dB and -30 dB, respectively. The equivalent output voltage noise in the bandwidth from I Hz to 10 MHz reaches 218 mu V-RMS.
引用
收藏
页码:38 / 43
页数:6
相关论文
共 50 条
  • [1] A Resistorless Current Reference Source for 65 nm CMOS Technology with Low Sensitivity to Process, Supply Voltage and Temperature Variations
    Lukaszewicz, Michal
    Borejko, Tomasz
    Pleskacz, Witold A.
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 75 - 79
  • [2] Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations
    Klimach, H.
    Costa, A. L. T.
    Monteiro, M. F. C.
    Bampi, S.
    ELECTRONICS LETTERS, 2013, 49 (23) : 1448 - 1449
  • [3] A Resistorless Voltage Reference with High-order Temperature Curvature Compensation in 55 nm CMOS Process
    Wu, Kejun
    Zhang, Yang
    Zhang, Qihui
    He, Guang
    Li, Jing
    Ning, Ning
    Liu, Yang
    Yu, Qi
    PROCEEDINGS OF THE 2017 5TH INTERNATIONAL CONFERENCE ON MECHATRONICS, MATERIALS, CHEMISTRY AND COMPUTER ENGINEERING (ICMMCCE 2017), 2017, 141 : 1210 - 1216
  • [4] A sub-1-V, high precision, ultra low-power, process trimmable, resistorless voltage reference with low cost 90-nm standard CMOS technology
    Anass Samir
    Edith Kussener
    Wenceslas Rahajandraibe
    Ludovic Girardeau
    Yannick Bert
    Hervé Barthélemy
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 693 - 706
  • [5] A sub-1-V, high precision, ultra low-power, process trimmable, resistorless voltage reference with low cost 90-nm standard CMOS technology
    Samir, Anass
    Kussener, Edith
    Rahajandraibe, Wenceslas
    Girardeau, Ludovic
    Bert, Yannick
    Barthelemy, Herve
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 693 - 706
  • [6] Design of Voltage Reference with Low Sensitivity to Process, Supply Voltage and Temperature Variations
    Gopal, Hande Vinayak
    Baghini, Maryam Shojaei
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 89 - 92
  • [7] A low-power fully-mosfet voltage reference generator for 90 nm CMOS technology
    Di Naro, G.
    Lombardo, G.
    Paolino, C.
    Lullo, G.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 231 - +
  • [8] A resistorless CMOS bandgap reference with low temperature coefficient and high PSRR
    Zhou, Zekun
    Feng, Luping
    Ma, Yingqian
    Shi, Yue
    Ming, Xin
    Zhang, Bo
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (10) : 1427 - 1438
  • [9] Low-Voltage Current Sensor Design In 90 nm CMOS Technology
    Nagy, Lukas
    Stopjakova, Viera
    2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, : 187 - 190
  • [10] Low Voltage LNA Implementations in 90 nm CMOS Technology for Multistandard GNSS
    Gradzki, Jacek
    Borejko, Tomasz
    Pleskacz, Witold A.
    PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 78 - 83