A high-gain two-stage amplifier using low-temperature poly-si oxide thin-film transistors with a Corbino structure

被引:1
|
作者
Jeon, Dong-Hwan [1 ,2 ]
Jeong, Won-Been [1 ,2 ]
Park, Jeong-Soo [1 ,2 ]
Chung, Hoon-Ju [3 ]
Lee, Seung-Woo [1 ,2 ]
机构
[1] Kyung Hee Univ, Dept Informat Display, 26 Kyungheedae Ro, Seoul 02447, South Korea
[2] Kyung Hee Univ, Adv Display Res Ctr, 26 Kyungheedae Ro, Seoul 02447, South Korea
[3] Kumoh Natl Inst Technol, Sch Elect Engn, Gumi, South Korea
基金
新加坡国家研究基金会;
关键词
Low-temperature poly-si oxide thin-film transistors; two-stage amplifier; Corbino inverter; LIQUID-CRYSTAL DISPLAYS; PIXEL CIRCUIT; LOW-POWER; POLYSILICON; TFTS;
D O I
10.1080/15980316.2022.2102681
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper proposes a complementary metal-oxide-semiconductor (CMOS) amplifier using low-temperature poly-Si oxide (LTPO) thin-film transistors (TFTs). The Corbino structure used in the proposed amplifier has a higher output resistance than conventional amplifiers. The proposed circuit is composed of two CMOS inverters, one CMOS switch, and one input capacitor. It was possible to determine the operating point where the voltage gain could be kept high, regardless of the device variation, by shorting the gate input and output of the first amplifier. The alternating current component of the input signal was increased because the input signal was transferred to the first amplifier via the capacitor. The function of the second amplifier was to increase the total voltage gain. When a peak-to-peak voltage sine wave of 2 mV was applied at a frequency lower than 500 Hz, the proposed circuit showed an average voltage gain of 60.6 dB, which is the highest among the previously published TFT amplifiers.
引用
收藏
页码:281 / 286
页数:6
相关论文
共 50 条
  • [1] A High-Gain Inverter With Low-Temperature Poly-Si Oxide Thin-Film Transistors
    Kim, Hyunho
    Jeong, Duk Young
    Lee, Suhui
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (03) : 411 - 414
  • [2] A High-Gain CMOS Operational Amplifier Using Low-Temperature Poly-Si Oxide TFTs
    Rahaman, Abidur
    Jeong, Hansol
    Jang, Jin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 524 - 528
  • [3] CHARACTERIZATION OF LOW-TEMPERATURE POLY-SI THIN-FILM TRANSISTORS
    BROTHERTON, SD
    AYRES, JR
    YOUNG, ND
    SOLID-STATE ELECTRONICS, 1991, 34 (07) : 671 - 679
  • [4] Reliability of low-temperature poly-Si thin-film transistors
    Inoue, Y
    Ogawa, H
    Endo, T
    Yano, H
    Hatayama, T
    Uraoka, Y
    Fuyuki, T
    POLYCRYSTALLINE SEMICONDUCTORS VII, PROCEEDINGS, 2003, 93 : 43 - 47
  • [5] Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors
    Kimura, Mutsumi
    Inoue, Masashi
    Matsuda, Tokiyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (07): : 341 - 344
  • [6] Gate array using low-temperature poly-Si thin-film transistors
    Kimura M.
    Inoue M.
    Matsuda T.
    IEICE Trans Electron, 2020, 7 (341-344): : 341 - 344
  • [7] Oxide Thinning and Structure Scaling Down Effect of Low-Temperature Poly-Si Thin-Film Transistors
    Ma, William Cheng-Yu
    Chiang, Tsung-Yu
    Lin, Je-Wei
    Chao, Tien-Sheng
    JOURNAL OF DISPLAY TECHNOLOGY, 2012, 8 (01): : 12 - 17
  • [8] Fabrication of high performance low-temperature poly-Si thin-film transistors using a modulated process
    Fan, CL
    Chen, MC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2002, 149 (04) : H93 - H97
  • [9] A Compact DC-DC Converter Using Low-Temperature Poly-Si Oxide Thin-Film Transistors
    Priyadarshi, Sunaina
    Rahaman, Abidur
    Billah, Mohammad Masum
    Nahar, Sabiqun
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (10) : 1640 - 1643
  • [10] A Two-Stage Degradation Model of p-Channel Low-Temperature Poly-Si Thin-Film Transistors Under Positive Bias Temperature Stress
    Lu, Xiaowei
    Wang, Mingxiang
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3501 - 3505