A 12-GS/s81-mW 5-bit Time-Interleaved Flash ADC with Background Timing Skew Calibration

被引：27

作者：

El-Chammas, Manar ^{[1
]}

Murmann, Boris ^{[1
]}

机构：

[1] Stanford Univ, Stanford, CA 94305 USA

来源：

2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2010年

关键词：

A/D conversion; time-interleaving; calibration;

D O I：

10.1109/VLSIC.2010.5560315

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 12-GS/s 5-bit time-interleaved flash ADC is realized in 65-nm CMOS. The design utilizes a background timing skew calibration technique to improve dynamic performance, and comparator offset calibration to reduce power dissipation. The experimental prototype achieves an SNDR of 25.1 dB at Nyquist and 27.5 dB for low frequency inputs. The circuit occupies an active area of 0.44 mm(2) and consumes 81 mW from a 1.1-V supply.

引用

页码：157 / 158

页数：2

共 50 条

[1] A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration
El-Chammas, Manar
Murmann, Boris
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 838 - 847
[2] A 38-mW 7-bit 5-GS/s Time-Interleaved SAR ADC with Background Skew Calibration
Chung, Yung-Hui
Hu, Chia-Yi
Chang, Che-We
2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 243 - 246
[3] DIGITAL BACKGROUND CALIBRATION FOR TIMING SKEW IN TIME-INTERLEAVED ADC
Li, Jing
Liu, Yang
Wu, Shuangyi
Ning, Ning
Yu, Qi
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (08)
[4] A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration
Lee, Sunghyuk
Chandrakasan, Anantha P.
Lee, Hae-Seung
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2846 - 2856
[5] A 12-bit 600-MS/s Time-Interleaved SAR ADC with Background Timing Skew Calibration
Wei, Yen-Hsin
Lin, Chin-Yu
Lee, Tai-Cheng
2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
[6] A 10-bit 1.2 GS/s 45 mW time-interleaved SAR ADC with background calibration
Xu Dai-guo
Pu-Jie
Xu Shi-liu
Zhang Zheng-ping
Chen Kai-rang
Cheng Yi-yi
Zhang Jun-an
Wang Jian-an
IEICE ELECTRONICS EXPRESS, 2018, 15 (03):
[7] A 2.5 GS/s 7-Bit 5-Way Time-Interleaved SAR ADC With On-Chip Background Offset and Timing-Skew Calibration
Seong, Kiho
Han, Jae-Soub
Shim, Yong
Baek, Kwang-Hyun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (10) : 4043 - 4047
[8] A 1GS/s 10b 18.9mW Time-Interleaved SAR ADC with Background Timing-Skew Calibration
Lee, Sunghyuk
Chandrakasan, Anantha P.
Lee, Hae-Seung
2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 384 - +
[9] A 10b 2.6GS/s Time-Interleaved SAR ADC with Background Timing-Skew Calibration
Lin, Chin-Yu
Wei, Yen-Hsin
Lee, Tai-Cheng
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 468 - U659
[10] A 6 bit 2 GS/s Flash-Assisted Time-Interleaved (FATI) SAR ADC with Background Offset Calibration
Sung, Ba-Ro-Saim
Lee, Chang-Kyo
Kim, Wan
Kim, Jong-In
Hong, Hyeok-Ki
Oh, Ghil-Geun
Lee, Choong-Hoon
Choi, Michael
Park, Ho-Jin
Ryu, Seung-Tak
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 281 - 284

← 1 2 3 4 5 →