MorphoSys: Case study of a reconfigurable computing system targeting multimedia applications

被引：26
|
作者：
Singh, H [1 ]
Lu, GM [1 ]
Lee, MH [1 ]
Kurdahi, F [1 ]
Bagherzadeh, N [1 ]
Filho, E [1 ]
Maestre, R [1 ]
机构：
[1] Univ Calif Irvine, Dept Elect & Comp Engn, Irvine, CA 92697 USA
来源：
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000 | 2000年
关键词：
D O I：
10.1145/337292.337583
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a case study for the design, programming and usage of a reconfigurable system-on-chip, MorphoSys, which is targeted at computation-intensive applications. This 2-million transistor design combines a reconfigurable array of cells with a RISC processor core and a high bandwidth memory interface. The system architecture, software tools, performance analysis and a scheduling algorithm for target applications are described.
引用
收藏
页码：573 / 578
页数：6
相关论文
共 50 条
  • [1] MorphoSys: A reconfigurable architecture for multimedia applications
    Singh, H
    Lee, MH
    Lu, GM
    Kurdahi, FJ
    Bagherzadeh, N
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 134 - 139
  • [2] MorphoSys: A coarse grain reconfigurable architecture for multimedia applications
    Parizi, H
    Niktash, A
    Bagherzadeh, N
    Kurdahi, F
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 844 - 848
  • [3] Cyclic coding algorithms under MorphoSys reconfigurable computing system
    Diab, H
    Damaj, I
    ADVANCES IN ENGINEERING SOFTWARE, 2003, 34 (02) : 61 - 72
  • [4] The MorphoSys parallel reconfigurable system
    Lu, GM
    Singh, H
    Lee, MH
    Bagherzadeh, N
    Kurdahi, F
    Eliseu, MC
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 727 - 734
  • [5] Design and implementation of the MorphoSys reconfigurable computing processor
    Lee, Ming-Hau
    Singh, Hartej
    Lu, Guangming
    Bagherzadeh, Nader
    Kurdahi, Fadi J.
    Filho, Eliseu M.C.
    Alves, Vladimir Castro
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2000, 24 (02): : 147 - 164
  • [6] Design and Implementation of the MorphoSys Reconfigurable Computing Processor
    Ming-Hau Lee
    Hartej Singh
    Guangming Lu
    Nader Bagherzadeh
    Fadi J. Kurdahi
    Eliseu M.C. Filho
    Vladimir Castro Alves
    Journal of VLSI signal processing systems for signal, image and video technology, 2000, 24 : 147 - 164
  • [7] Design and implementation of the MorphoSys reconfigurable computing processor
    Lee, MH
    Singh, H
    Lu, GM
    Bagherzadeh, N
    Kurdahi, FJ
    Eliseu, MC
    Alves, VC
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (2-3): : 147 - 164
  • [8] A reconfigurable computing processor core for multimedia system-on-chip applications
    Department of Electrical Engineering, National Chung Hsing University, No, 250, Kuo Kuang Road, Taichung, Taiwan
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (3336-3342):
  • [9] A reconfigurable computing processor core for multimedia system-on-chip applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Chen, Jian-Chou
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3336 - 3342
  • [10] A case-study on multimedia applications for the XiRisc reconfigurable processor
    Mucci, Claudio
    Bocchi, Massimo
    Toma, Mario
    Campi, Fabio
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4859 - +
12345