An analytical model of source injection for N-type enhancement mode GaN-based Schottky Source/Drain MOSFET's with experimental demonstration

被引:4
|
作者
Park, Jaehoon [1 ]
Ozbek, Ayse M. [1 ]
Ma, Lei [1 ]
Veety, Matthew T. [1 ]
Morgensen, Michael P. [1 ]
Barlage, Douglas W. [1 ]
Wheeler, Virginia D. [2 ]
Johnson, Mark A. L. [2 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
[2] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA
基金
美国国家科学基金会;
关键词
GaN; MOSFET; Schottky Source/Drain; Schottky barrier; Gate to Source overlap structure; Gate induced Schottky barrier lowering;
D O I
10.1016/j.sse.2010.06.013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study investigates the effect of the Gate-to-Source/Drain overlap structure of a GaN Schottky Source/Drain MOSFET The Gate-to-Source overlap structure of the device allows the gate electric field to reduce the height of the Nickel(source)-GaN Schottky barrier near the SiO2-GaN interface at the source side injecting more thermionically generated carriers over the partially reduced Schottky barrier Based on this Schottky barrier lowering mechanism an analytical model was developed The analytical model shows that the reduction of the Schottky barrier height by 0 25 eV increases the on-state drain current by two orders of magnitude which is in agreement of the previously reported TCAD simulation result in [6] A specifically designed GaN Schottky Source/Drain MOSFET with the Gate to Source/Drain overlap structure was fabricated and characterized the 1(D)-V-DS characteristic of the device shows that the on-state drain current of the device was increased by up to 160x compared to the same kind of device without the overlap structure (reported in Lei Ma (2007) [7]) which is in agreement with the analytical model described herein (C) 2010 Elsevier Ltd All rights reserved
引用
收藏
页码:1680 / 1685
页数:6
相关论文
共 24 条
  • [1] N-type Schottky barrier source/drain MOSFET using ytterbium silicide
    Zhu, SY
    Chen, JD
    Li, MF
    Lee, SJ
    Singh, J
    Zhu, CX
    Du, AY
    Tung, CH
    Chin, A
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) : 565 - 567
  • [2] Al Source-Drain Schottky contact enabling N-type (Back Enhanced) BESOI MOSFET
    Carvalho, Henrique L.
    Rangel, Ricardo C.
    Sasaki, Katia R. A.
    Agopian, Paula G. D.
    Yojo, Leonardo S.
    Martino, Joao A.
    2022 36TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY (SBMICRO 2022), 2022,
  • [3] Low Schottky barrier on n-type Si for n-channel Schottky source/drain MOSFETs
    Tao, M
    Udeshi, D
    Agarwal, S
    Basit, N
    Maldonado, E
    Kirk, WP
    COMOS FRONT-END MATERIALS AND PROCESS TECHNOLOGY, 2003, 765 : 297 - 302
  • [4] AlGaN/GaN-based normally-off GaN MOSFET with stress controlled 2DEG source and drain
    Im, Ki-Sik
    Ha, Jong-Bong
    Kim, Ki-Won
    Lee, Jong-Sub
    Kim, Dong-Seok
    Choi, Hyun-Chul
    Lee, Jung-Hee
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 7, NO 7-8, 2010, 7 (7-8):
  • [5] Characteristics of n-Type Asymmetric Schottky-Barrier Transistors with Silicided Schottky-Barrier Source and Heavily n-Type Doped Channel and Drain
    Lin, Zer-Ming
    Lin, Horng-Chih
    Huang, Tiao-Yuan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (06)
  • [6] Normally-off GaN n-MOSFET with Schottky-barrier source and drain on a p-GaN on silicon substrate
    Lee, Heon-Bok
    Cho, Hyun-Ick
    Back, Kyong-Hum
    An, Hyun-Su
    Lee, Jung-Hee
    Hahm, Sung-Ho
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 791 - 794
  • [7] Projections of Schottky barrier source-drain Gallium Nitride MOSFET based on TCAD simulation and experimental results
    Ozbek, A. Merve
    Veety, Matthew T.
    Morgensen, Michael
    Ma, Lei
    Johnson, M. A. L.
    Barlage, Doug W.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 307 - +
  • [8] A normally off GaN n-MOSFET with Schottky-barrier source and drain on, a Si-auto-doped p-GaN/Si
    Lee, HB
    Cho, HI
    An, HS
    Bae, YH
    Lee, MB
    Lee, JH
    Hahm, SH
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (02) : 81 - 83
  • [9] Enhancement-Mode N-Polar GaN MISFETs With Self-Aligned Source/Drain Regrowth
    Singisetti, Uttam
    Wong, Man Hoi
    Dasgupta, Sansaptak
    Nidhi
    Swenson, Brian
    Thibeault, Brian J.
    Speck, James S.
    Mishra, Umesh K.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) : 137 - 139
  • [10] Enhancement mode operation and ultraviolet responsivity of n-channel GaN metal-insulator-semiconductor field effect transistor with Schottky barrier source and drain
    Lee, Heon-Bok
    Cho, Hyun-Ick
    An, Hyun-Su
    Lee, Jung-Hee
    Hahm, Sung-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 2348 - 2351