共 50 条
- [4] A low latency architecture for computing multiplicative inverses and divisions in GF(2m) 2000 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS 1 AND 2: NAVIGATING TO A NEW ERA, 2000, : 43 - 47
- [5] A low latency architecture for computing multiplicative inverses and divisions in GF(2m) IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (08): : 789 - 793
- [7] Table lookup structures for multiplicative inverses modulo 2k 17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 156 - 163
- [8] Zeckendorf representation of multiplicative inverses modulo a Fibonacci number MONATSHEFTE FUR MATHEMATIK, 2023, 201 (01): : 1 - 9
- [9] Zeckendorf representation of multiplicative inverses modulo a Fibonacci number Monatshefte für Mathematik, 2023, 201 : 1 - 9