An RC Oscillator With Comparator Offset Cancellation

被引:91
|
作者
Paidimarri, Arun [1 ]
Griffith, Danielle [2 ]
Wang, Alice [3 ]
Burra, Gangadhar [4 ]
Chandrakasan, Anantha P. [1 ]
机构
[1] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[2] Texas Instruments Inc, Dallas, TX 75243 USA
[3] Mediatek, Hsinchu 300, Taiwan
[4] Qualcomm, San Jose, CA 95110 USA
关键词
Allan deviation; Allan variance; crystal replacement; guard time; offset cancellation; RC oscillator; Schmitt trigger; startup time; temperature stability; timing accuracy; ACHIEVABLE PHASE NOISE; CMOS;
D O I
10.1109/JSSC.2016.2559508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully-integrated 18.5 kHz RC time-constant-based oscillator is designed in 65 nm CMOS for sleep-mode timers in wireless sensors. A comparator offset cancellation scheme achieves 4x to 25x temperature stability improvement, leading to an accuracy of +/- 0.18% to +/- 0.55% over -40 to 90 degrees C. Subthreshold operation and low-swing oscillations result in ultra-low power consumption of 130 nW. The architecture also provides timing noise suppression, leading to 10x reduction in long-term Allan deviation. It is measured to have a stability of 20 ppm or better for measurement intervals over 0.5 s. The oscillator also has a fast startup-time, with the period settling in 4 cycles.
引用
收藏
页码:1866 / 1877
页数:12
相关论文
共 50 条
  • [1] A 12.4-kHz On-chip RC Oscillator with Comparator Offset Cancellation for PVT Variation Tolerance
    Wang, Jiacheng
    Goh, Wang Ling
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [2] A 120nW 18.5kHz RC Oscillator with Comparator Offset Cancellation for ±0.25% Temperature Stability
    Paidimarri, Arun
    Griffith, Danielle
    Wang, Alice
    Chandrakasan, Anantha P.
    Burra, Gangadhar
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 184 - +
  • [3] On-chip dual-phase charge-transfer relaxation oscillator with comparator offset cancellation
    Ma, Yanzhao
    Cui, Kai
    Fang, Song
    Fan, Xiaoya
    ELECTRONICS LETTERS, 2018, 54 (01) : 23 - 24
  • [4] A Low-Offset Dynamic Comparator with Input Offset-Cancellation
    Pei, Ruihan
    Liu, Jia
    Tang, Xian
    Li, Fule
    Wang, Zhihua
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 132 - 135
  • [5] A Novel Offset Cancellation Technique for Dynamic Comparator Latch
    Choi, Ricky Yiu-kee
    Tsui, Chi-ying
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 614 - 617
  • [6] Low Power Comparator with Offset Cancellation Technique for Flash ADC
    Nasrollahpour, M.
    Sreekumar, R.
    Hamedi-Hagh, S.
    2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
  • [7] A 40 nW 32.7 kHz CMOS Relaxation Oscillator with Comparator Offset Cancellation for Ultra-Low Power applications
    Medeiros, William Teles
    Klimach, Hamilton
    Bampi, Sergio
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [8] An offset cancellation technique in a switched-capacitor comparator for SAR ADCs
    佟星元
    朱樟明
    杨银堂
    半导体学报, 2012, 33 (01) : 144 - 148
  • [9] An offset cancellation technique in a switched-capacitor comparator for SAR ADCs
    Tong Xingyuan
    Zhu Zhangming
    Yang Yintang
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (01)
  • [10] A Low-Offset Dynamic Comparator with Area-Efficient and Low-Power Offset Cancellation
    Zhong, Xiaopeng
    Bermak, Amine
    Tsui, Chi-Ying
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 148 - 153