Effects of wafer spin speed during dry etch post-wet cleaning on a metal line

被引:1
|
作者
Sato, Nobuyoshi [1 ]
机构
[1] Toshiba Co Ltd, Adv Memory Dev Ctr, Yokaichi, Mie 5128550, Japan
关键词
Wafer spin speed; Single-wafer-spin wet tool; Etch disparities within wafer; SINGLE; WATER;
D O I
10.1016/j.mee.2015.02.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effects of wafer spin speed during a wet cleaning process after dry etching of a metal line patterning was investigated in detail. In this experiment, a conventional single wafer spin tool was used to clean 200 mm wafers with a dilute acid mixture (sulfuric acid; H2SO4 5.5 wt% and hydrofluoric acid; HF 0.01 wt%) in de-ionized water (DIW). We confirmed that the polymer removability, the pitting, and the electrical resistance of a metal line were dependent on the wafer spin speed. Moreover, very different results were obtained from the center and edges of the wafer. When the dilute acid mixture is supplied onto the wafer center, the chemical is consumed with a chemical reaction toward the wafer edge. When large size wafers are used, or the wafer spin speed is lower, more degraded chemical could be transported to the wafer edge. A higher spin speed is useful for wafers of large size (300-450 mm) as an effective parameter in the cleaning process based on this experiment result. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:38 / 42
页数:5
相关论文
共 11 条
  • [1] Post etch/ash cleaning of dual damascene structures: Single wafer megasonics with STG dry
    Yan, F
    Yi, W
    Fraser, B
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 281 - 286
  • [2] Improvement of dry etch-induced surface roughness of single crystalline β-Ga2O3 using post-wet chemical treatments
    Lee, Hoon-Ki
    Yun, Hyung-Joong
    Shim, Kyu-Hwan
    Park, Hyun-Gwon
    Jang, Tae-Hoon
    Lee, Sung-Nam
    Choi, Chel-Jong
    APPLIED SURFACE SCIENCE, 2020, 506
  • [3] Controlling wafer contamination using automated on-line metrology during wet chemical cleaning
    Wang, J
    Kingston, S
    Han, Y
    Saini, H
    McDonald, R
    Mui, R
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 300 - 308
  • [4] Correlating chemical and water purity to the surface metal on silicon wafer during wet cleaning process
    Sinha, D
    CHEMICAL ENGINEERING COMMUNICATIONS, 2002, 189 (07) : 974 - 984
  • [5] Analyses of post metal etch cleaning in downstream H2O-based plasma followed by a wet chemistry
    Li, H
    Baklanov, M
    Boullart, W
    Conard, T
    Brijs, B
    Maex, K
    Froyen, L
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (10) : 3843 - 3851
  • [6] Ion-enhanced dry etching of magnetic multilayers: Post-etch cleaning and effects of UV illumination
    Cho, H
    Lee, KP
    Jung, KB
    Sharifi, F
    Marburger, J
    Pearton, SJ
    FUNDAMENTAL MECHANISMS OF LOW-ENERGY-BEAM-MODIFIED SURFACE GROWTH AND PROCESSING, 2000, 585 : 123 - 128
  • [7] Splash suppression during wafer wet cleaning through drop penetration across metal meshes and porous fiber mats
    Park, Chan-Woo
    Kim, Tae-Gun
    Kim, Min-Woo
    Aldalbahi, Ali
    El-Newehy, Mohamed
    Yoon, Sam S.
    JOURNAL OF VISUALIZATION, 2020, 23 (02) : 269 - 285
  • [8] Splash suppression during wafer wet cleaning through drop penetration across metal meshes and porous fiber mats
    Chan-Woo Park
    Tae-Gun Kim
    Min-Woo Kim
    Ali Aldalbahi
    Mohamed El-Newehy
    Sam S. Yoon
    Journal of Visualization, 2020, 23 : 269 - 285
  • [9] A study of the effect of post-metal etch wet cleaning processes and silicon oxynitride film on charge induced corrosion of tungsten vias
    Lee, Szetsen
    Ni, Chi-Jung
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2010, 13 (5-6) : 315 - 319
  • [10] Selective wet removal of Hf-based layers and post-dry etch residues in high-k and metal gate stacks
    Claes, M
    Paraschiv, V
    Beckx, S
    Demand, M
    Deweerd, W
    Garaud, S
    Kraus, H
    Vos, R
    Snow, J
    Boullart, W
    De Gendt, S
    ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 93 - 96