共 50 条
- [3] Wafer level packaging and 3D interconnect for IC technology 2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 212 - 217
- [4] Development of Through Glass Via Technology For 3D Packaging 2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
- [5] 3D wafer level packaging 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31
- [7] Sloped through wafer vias for 3D wafer level packaging 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 643 - +
- [8] New forming technology for improvement of sheet quality and printability WOCHENBLATT FUR PAPIERFABRIKATION, 2007, 135 (08): : 369 - 374
- [9] Packaging Materials for 2.5/3D Technology 2013 IEEE INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS (APM), 2013,
- [10] Semiconductor packaging technology for 3D assembly Takahashi, Tomoko, 1600, Japan Institute of Electronics Packaging (17):