Impact of nitrogen depth profiles on the electrical properties of crystalline high-K gate dielectrics

被引:4
|
作者
Huang, Jhih-Jie [1 ]
Tsai, Yi-Jen [1 ]
Tsai, Meng-Chen [1 ]
Huang, Li-Tien [1 ]
Lee, Min-Hung [2 ]
Chen, Miin-Jang [1 ,3 ,4 ]
机构
[1] Natl Taiwan Univ, Dept Mat Sci & Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Normal Univ, Inst Elect Opt Sci & Technol, Taipei 11677, Taiwan
[3] Natl Taiwan Univ, Ctr Emerging Mat & Adv Devices, Taipei 10617, Taiwan
[4] Natl Nano Device Labs, Hsinchu 30078, Taiwan
关键词
High-K gate dielectrics; In-situ atomic layer doping; Post-deposition nitridation; Zirconium oxide; Atomic layer deposition; REMOTE PLASMA NITRIDATION; ATOMIC LAYER DEPOSITION; THERMAL-STABILITY; MOS DEVICES; THIN-FILMS; HFO2; ZRO2; HAFNIUM; SI; INTERFACE;
D O I
10.1016/j.apsusc.2014.11.009
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
The electrical characteristics of crystalline ZrO2 gate dielectrics with different nitrogen depth profiles were investigated, which were treated by the in-situ atomic layer doping of nitrogen and post-deposition nitridation processes, respectively, using remote NH3 plasma at a low treatment temperature of 250 degrees C. The crystalline ZrO2 gate dielectric of the tetragonal/cubic phase was formed by post-metallization annealing (PMA) at a low temperature of 450 degrees C, resulting in an increase of the dielectric constant. As compared with the in-situ atomic layer doping of nitrogen, the post-deposition nitrogen process leads to a lower capacitance equivalent thickness of 1.13 nm with a low leakage current density of 1.35 x 10(-5) A/cm(2). The enhanced capacitance density caused by the post-deposition nitrogen treatment may be ascribed to the high nitrogen concentration at the top surface of gate dielectric, giving rise to the suppression of oxygen diffusion from the ambient toward the interface and so a thinner interfacial layer. The result reveals that the nitrogen incorporation at the top surface of gate oxide is favorable to the scaling of crystalline high-K gate dielectrics. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:662 / 668
页数:7
相关论文
共 50 条
  • [1] Effects of nitrogen content on the structure and electrical properties of high-k NdOxNy gate dielectrics
    Pan, Tung-Ming
    Hou, Sung-Ju
    Wang, Chih-Hwa
    JOURNAL OF APPLIED PHYSICS, 2008, 103 (12)
  • [2] Electrical characterization of high-k gate dielectrics
    Ma, TP
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 361 - 365
  • [3] Structural and electrical properties of neodymium oxide high-k gate dielectrics
    Pan, Tung-Ming
    Lee, Jian-Der
    Shu, Wei-Hao
    Chen, Tsung-Te
    APPLIED PHYSICS LETTERS, 2006, 89 (23)
  • [4] Electrical characterization of high-k gate dielectrics on semiconductors
    Ma, T. P.
    APPLIED SURFACE SCIENCE, 2008, 255 (03) : 672 - 675
  • [5] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [6] Structural and Electrical Properties of High-k HoTiO3 Gate Dielectrics
    Pan, Tung-Ming
    Yen, Li-Chen
    Hu, Chia-Wei
    Chao, Tien-Sheng
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2010, 28 (01): : 241 - 245
  • [7] High-K gate dielectrics
    Qi, WJ
    Lee, BH
    Nieh, R
    Kang, LG
    Jeon, Y
    Onishi, K
    Lee, JC
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 24 - 32
  • [8] Process integration and nanometer-scale electrical characterization of crystalline high-k gate dielectrics
    Schwalke, U
    Stefanov, Y
    MICROELECTRONICS RELIABILITY, 2005, 45 (5-6) : 790 - 793
  • [9] Electrical properties of single crystalline CeO2 high-k gate dielectrics directly grown on Si (111)
    Nishikawa, Y
    Fukushima, N
    Yasuda, N
    Nakayama, K
    Ikegawa, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2480 - 2483
  • [10] Electrical and Physical Properties of High-k Gate Dielectrics on InxGa1-xAs
    Vogel, Eric M.
    Sonnet, A. M.
    Galatage, R. V.
    Milojevic, M.
    Hinkle, C. L.
    Wallace, R. M.
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2010, 28 (01): : 209 - 219