Bump & underfill free flip-chip technology for VLSI/MCM assembly, based on Universal Contact Unit

被引:0
|
作者
Taran, A [1 ]
Krivoshapko, V [1 ]
Reilly, P [1 ]
机构
[1] Microelect Assembly Innovat MAINn, Santa Cruz, CA 95061 USA
关键词
VLSI; MCM; flip-chip; assembly; test; bumps; ball; under fill; SMT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Microelectronics Assembly Innovations (MAINn), is introducing an innovative and patented test, assembly and packaging (TAP) technology and presenting the results of relevant theoretical and experimental studies. MAINn's proprietary Universal Contact Unit (UCU) technology is applicable for VLSI, MCM and multiplayer manufacturing and enables simpler and lower cost implementation as compared with conventional bump/ball techniques. UCU- technology has the following attributes: do not required bump and underfill for flip- chip attachment, a guaranteed optical observability of each contact point that enables precise, rugged and reliable interconnection of numerous multilayers; technology is applicable for VLSI, MCM and other package structures; a wide variety of in-place semiconductor assembly and SMT processes and equipment (welding. evaporation, plating, etc.) can be easily upgraded to support the new UCU- processes; the flexibility of the UCU intermediate interconnection chip carrier allows for inexpensive KGD testing; UCU allows for approximately double the density of pad-pin interconnections of bump designs due to smaller size and pitch requirements. UCU- technology performance is explored by DCA with 1600pads:sqcm under pitch 250 mu and via D=50 mu. Test results are disclosed from the following studies: thermo mechanical reliability analysis, based upon computer simulation and experimental thermo cycle testing: quality optimization. based on linear/nonlinear resistivity measurements.
引用
收藏
页码:808 / 813
页数:6
相关论文
共 50 条
  • [1] Underfill of flip-chip: The effect of contact angle and solder bump arrangement
    Young, Wen-Bin
    Yang, Wen-Lin
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 647 - 653
  • [2] Double bump flip-chip assembly
    Yan, Kathy Wei
    Johnson, R. Wayne
    Stapleton, Russell
    Ghosh, Kalyan
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2006, 29 (02): : 119 - 133
  • [3] Enhancement of underfill encapsulants for flip-chip technology
    Vincent, MB
    Wong, CP
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 1999, 11 (03) : 33 - 39
  • [4] Study of RF flip-chip assembly with underfill epoxy
    Zhang, WG
    Su, BZ
    Feng, ZP
    Gupta, KC
    Lee, YC
    1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 53 - 57
  • [5] Study on Bump Arrangement to Accelerate the Underfill Flow in Flip-Chip Packaging
    Lin, Shih-Wei
    Young, Wen-Bin
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (01): : 40 - 45
  • [6] Electroless plating for bump and flip-chip technology
    Bruton, G.
    Morissey, A.
    1995,
  • [7] Underfill encapsulant technology for flip chip assembly
    Gilleo, K
    Nicholls, G
    Ongley, PE
    PEP '97 : THE FIRST IEEE INTERNATIONAL SYMPOSIUM ON POLYMERIC ELECTRONICS PACKAGING - PROCEEDINGS, 1997, : 315 - 325
  • [8] Flux/underfill Compatibility Study for Flip-chip Assembly Process
    Phoosekieaw, Phuthanate
    Khunkhao, Sanya
    INFORMATION AND ELECTRONICS ENGINEERING, 2011, 6 : 223 - 227
  • [9] Simulation of no-flow underfill process for flip-chip assembly
    Kolbeck, A
    Hauck, T
    Jendrny, J
    Hahn, O
    Lang, S
    THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 587 - 592
  • [10] Wafer-applied underfill: Flip-chip assembly and reliability
    Johnson, RW
    Wang, Q
    Ding, F
    Hou, ZW
    Crane, L
    Tang, H
    Shi, G
    Zhao, R
    Danvir, J
    Qi, J
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2004, 27 (02): : 101 - 108