One-step regression and classification with cross-point resistive memory arrays

被引:72
|
作者
Sun, Zhong [1 ,2 ]
Pedretti, Giacomo [1 ,2 ]
Bricalli, Alessandro [1 ,2 ]
Ielmini, Daniele [1 ,2 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Piazza L da Vinci 32, I-20133 Milan, Italy
[2] IU NET, Piazza L da Vinci 32, I-20133 Milan, Italy
来源
SCIENCE ADVANCES | 2020年 / 6卷 / 05期
基金
欧洲研究理事会;
关键词
D O I
10.1126/sciadv.aay2378
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Machine learning has been getting attention in recent years as a tool to process big data generated by the ubiquitous sensors used in daily life. High-speed, low-energy computing machines are in demand to enable real-time artificial intelligence processing of such data. These requirements challenge the current metal-oxide-semiconductor technology, which is limited by Moore's law approaching its end and the communication bottleneck in conventional computing architecture. Novel computing concepts, architectures, and devices are thus strongly needed to accelerate data-intensive applications. Here, we show that a cross-point resistive memory circuit with feedback configuration can train traditional machine learning algorithms such as linear regression and logistic regression in just one step by computing the pseudoinverse matrix of the data within the memory.One-step learning is further supported by simulations of the prediction of housing price in Boston and the training of a two-layer neural network for MNIST digit recognition.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Solving matrix equations in one step with cross-point resistive arrays
    Sun, Zhong
    Pedretti, Giacomo
    Ambrosi, Elia
    Bricalli, Alessandro
    Wang, Wei
    Ielmini, Daniele
    PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2019, 116 (10) : 4123 - 4128
  • [2] Novel In-Memory Matrix-Matrix Multiplication with Resistive Cross-Point Arrays
    Liao, Yan
    Wu, Huaqiang
    Wan, Weier
    Zhang, Wenqiang
    Gao, Bin
    Wong, H. -S. Philip
    Qian, He
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 31 - 32
  • [3] Cross-point Resistive Memory: Nonideal Properties and Solutions
    Wang, Chengning
    Feng, Dan
    Tong, Wei
    Liu, Jingning
    Li, Zheng
    Chang, Jiayi
    Zhang, Yang
    Wu, Bing
    Xu, Jie
    Zhao, Wei
    Li, Yilin
    Ren, Ruoxi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (04)
  • [4] Reliability-Aware Cross-Point Resistive Memory Design
    Xu, Cong
    Niu, Dimin
    Zheng, Yang
    Yu, Shimeng
    Xie, Yuan
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 145 - 150
  • [5] Self-Aligned Memristor Cross-Point Arrays Fabricated with One Nanoimprint Lithography Step
    Xia, Qiangfei
    Yang, J. Joshua
    Wu, Wei
    Li, Xuema
    Williams, R. Stanley
    NANO LETTERS, 2010, 10 (08) : 2909 - 2914
  • [6] In-Memory PageRank Accelerator With a Cross-Point Array of Resistive Memories
    Sun, Zhong
    Ambrosi, Elia
    Pedretti, Giacomo
    Bricalli, Alessandro
    Ielmini, Daniele
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1466 - 1470
  • [7] Electromechanical Diode Cell for Cross-Point Nonvolatile Memory Arrays
    Kwon, Wookhyun
    Jeon, Jaeseok
    Hutin, Louis
    Liu, Tsu-Jae King
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 131 - 133
  • [8] Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design
    Xu, Cong
    Niu, Dimin
    Zheng, Yang
    Yu, Shimeng
    Xie, Yuan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (04)
  • [9] A Comprehensive Model for Write Disturbance in Resistive Memory Composed of Cross-Point Array
    Asao, Yoshiaki
    Horiguchi, Fumio
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (03): : 329 - 339
  • [10] Novel Cross-point Resistive Switching Memory with Self-formed Schottky Barrier
    Jo, Minseok
    Seong, Dong-jun
    Kim, Seonghyun
    Lee, Joonmyoung
    Lee, Wootae
    Park, Ju-Bong
    Park, Sangsoo
    Jung, Seungjae
    Shin, Jungho
    Lee, Daeseok
    Hwang, Hyunsang
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 53 - 54