Using tolerance-maps to generate frequency distributions of clearance and allocate tolerances for pin-hole assemblies

被引:33
|
作者
Ameta, Gaurav [1 ]
Davidson, Joseph K. [1 ]
Shah, Jami J. [1 ]
机构
[1] Arizona State Univ, Dept Mech & Aerosp Engn, Tempe, AZ 85287 USA
关键词
D O I
10.1115/1.2795308
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A new mathematical model for representing the geometric variations of lines is extended to include probabilistic representations of one-dimensional (ID) clearance, which arise from positional variations of the axis of a hole, the size of the hole, and a pin-hole assembly. The model is compatible with the ASME/ANSI/ISO Standards for geometric tolerances. Central to the new model is a Tolerance-Map (T-Map) (Patent No. 69638242), a hypothetical volume of points that models the 3D variations in location and orientation for a segment of a line (the axis), which can arise from tolerances on size, position, orientation, and form. Here, it is extended to model the increases in yield that occur when maximum material condition (MMC) is specified and when tolerances are assigned statistically rather than on a worst-case basis; the statistical method includes the specification of both size and position tolerances on a feature. The frequency distribution of ID clearance is decomposed into manufacturing bias, i.e., toward certain regions of a Tolerance-Map, and into a geometric bias that can be computed from the geometry of multidimensional T-Maps. Although the probabilistic representation in this paper is built from geometric bias, and it is presumed that manufacturing bias is uniform, the method is robust enough to include manufacturing bias in the future. Geometric bias alone shows a greater likelihood of small clearances than large clearances between an assembled pin and hole. A comparison is made between the effects of choosing the optional material condition MMC and not choosing it with the tolerances that determine the allowable variations in position.
引用
收藏
页码:347 / 359
页数:13
相关论文
共 3 条
  • [1] Using tolerance-maps to generate frequency distributions of clearance for tab-slot assemblies
    Ameta, Gaurav
    Davidson, Joseph K.
    Shah, Jami J.
    27TH COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, VOL 2, PTS A AND B 2007: PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2008, : 177 - 188
  • [2] Allocating tolerances statistically with Tolerance-Maps and beta distributions: The target a planar face
    Ameta, Gaurav
    Davidson, Joseph K.
    Shah, Jami J.
    PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2005, VOL 2, PTS A AND B, 2005, : 509 - 520
  • [3] TOLERANCE ANALYSIS OF PARALLEL ASSEMBLIES USING TOLERANCE-MAPS® AND A FUNCTIONAL MAP DERIVED FROM INDUCED DEFORMATIONS
    Jaishankar, Lupin Niranjan
    Davidson, Joseph K.
    Shah, Jami J.
    PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2013, VOL 3B, 2014,