Design of LDPC Decoder Based on Adaptive Code Length

被引:0
|
作者
Chen, Bo [1 ]
Chen, Congcong [1 ]
Du, Xiuli [1 ]
Zhu, Kangte [1 ]
Li, Shiming [1 ]
Guo, Yuanyuan [1 ]
机构
[1] Dalian Univ, Coll Informat Engn, Dalian, Liaoning, Peoples R China
基金
国家高技术研究发展计划(863计划);
关键词
LLR-BP decoder; multi-code length; adaptive; Partial parallel; ALGORITHM;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
LDPC still receives extensive attention in the field of channel coding because of its superior error correction performance, high throughput and low decoding complexity. Considering the poor adaptability and limited expansibility of traditional LDPC decoder, a design method of LLR-BP decoder based on adaptive code length is proposed. A partial parallel LDPC decoder structure is designed under the ISE 14.7 environment, which adopts the pre-termination iteration strategy and effectively reduces the iteration number of it. And this decoder realizes the complex probability function operation by taking the limit in LLR-BP algorithm that can reduce the complexity of algorithm. Through simulation analysis, the decoder effectively improves the decoding speed, reduces the hardware logic resource share, and solves the decoding problem of multi-code length simultaneously in the premise of ensuring the bit error rate.
引用
收藏
页码:493 / 497
页数:5
相关论文
共 50 条
  • [1] Disclosing the LDPC code decoder design space
    Brack, Torben
    Kienle, Frank
    Wehn, Norbert
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 198 - +
  • [2] Design and implementation of channel decoder with LDPC code
    Hu, Diqing
    Wang, Peng
    Wang, Jianzong
    Li, Tianquan
    EIGHTH INTERNATIONAL SYMPOSIUM ON OPTICAL STORAGE AND 2008 INTERNATIONAL WORKSHOP ON INFORMATION DATA STORAGE, 2009, 7125
  • [3] Design of dual-mode decoder based on LDPC/turbo code
    Wang, Xiumin
    Li, Jun
    Wang, Yi
    Yin, Haibing
    Li, Tingting
    Cao, Weilin
    IET COMMUNICATIONS, 2017, 11 (08) : 1325 - 1329
  • [4] Design of Variable Length Code Decoder for AVS Based on FPGA
    Li, Shenghong
    Wang, Zuqiang
    Jiang, Xia
    2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2013, : 1155 - 1158
  • [5] Decoder-in-the-Loop: Genetic Optimization- Based LDPC Code Design
    Elkelesh, Ahmed
    Ebada, Moustafa
    Cammerer, Sebastian
    Schmalen, Laurent
    Ten Brink, Stephan
    IEEE ACCESS, 2019, 7 : 141161 - 141170
  • [6] High-throughput LDPC decoder for long code-length
    Ishikawa, Tatsuyuki
    Shimizu, Kazunori
    Ikenaga, Takeshi
    Goto, Satoshi
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 101 - +
  • [7] Generalized Binary Representation for the Nonbinary LDPC Code With Decoder Design
    Yu, Yang
    Chen, Wen
    Li, Jun
    Ma, Xiao
    Bai, Baoming
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2014, 62 (09) : 3070 - 3083
  • [8] Design of Turbo Decoder Based on Min-Sum Decoding Algorithm of LDPC Code
    Wang, Pengjun
    Yi, Fanglong
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 430 - 433
  • [9] Long length LDPC code construction and the corresponding decoder implementation with adjustable parallelism
    Lin, Chia-Yu
    Ku, Mong-Kai
    Chien, Yi-Hsing
    2008 IEEE 67TH VEHICULAR TECHNOLOGY CONFERENCE-SPRING, VOLS 1-7, 2008, : 1423 - 1427
  • [10] LDPC code for reduced routing decoder
    Kim, E
    Choi, GS
    2005 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC), VOLS 1& 2, 2005, : 991 - 994