A multiple power analysis breaks the advanced version of the randomized addition-subtraction chains countermeasure against side channel attacks

被引:8
|
作者
Okeya, K [1 ]
Sakurai, K [1 ]
机构
[1] Hitachi Ltd, Syst Dev Lab, Yokohama, Kanagawa, Japan
来源
2003 IEEE INFORMATION THEORY WORKSHOP, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ITW.2003.1216723
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We show that the advanced version of a randomized addition-subtraction chains countermeasure against side channel attacks is vulnerable to a multiple power analysis attack, a new kind of side channel attack, under distinguishability between addition and doubling. The side channel attack takes advantage of information leaked during execution of a cryptographic procedure. The randomized addition-subtraction chains countermeasure was proposed by Oswald-Aigner, and is based on a random decision inserted into computations. The countermeasure has two versions; the basic version and the advanced version. The basic version has been proved to be vulnerable to a side channel attack. This is due to a shrink of states for randomization if a bit of the secret scalar is zero. However, the advanced version does not have such a shrink. The multiple power analysis uses plural AD sequences, which are sequences of additions and doublings, and obtained by the distinguishability and measurements, The multiple power analysis relates the AD sequences each other, and deduces the secret scalar. A point of the multiple power analysis against the advanced version is that two different states are combined, and regarded as the same state. This provides a shrink of states if a bit of the secret scalar is zero.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 22 条
  • [1] On randomized addition-subtraction chains to counteract differential power attacks
    Kargl, A
    Wiesend, G
    INFORMATION AND COMMUNICATIONS SECURITY, PROCEEDINGS, 2004, 3269 : 278 - 290
  • [2] Cryptanalysis of the full version randomized addition-subtraction chains
    Han, DG
    Chang, NS
    Jung, SW
    Park, YH
    Kim, CH
    Ryu, H
    INFORMATION SECURITY AND PRIVACY, PROCEEDINGS, 2003, 2727 : 67 - 78
  • [3] On insecurity of the side channel attack countermeasure using addition-subtraction chains under distinguishability between addition and doubling
    Okeya, K
    Sakurai, K
    INFORMATION SECURITY AND PRIVACY, 2002, 2384 : 420 - 435
  • [4] A simple power attack on a randomized addition-subtraction chains method for elliptic curve cryptosystems
    Okeya, K
    Sakurai, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (05) : 1171 - 1180
  • [5] Temporal Power Redistribution as a Countermeasure Against Side-Channel Attacks
    Zooker, David
    Elkoni, Matan
    Shalom, Or Ohev
    Weizman, Yoav
    Levi, Itamar
    Keren, Osnat
    Fish, Alexander
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [6] Hardware countermeasure against side-channel attacks based on randomized instruction injection
    He, Zhangqing
    Ao, Tianyong
    Liu, Kai
    Dai, Kui
    He, Z. (ivan_hee@126.com), 1600, Huazhong University of Science and Technology (42): : 128 - 132
  • [7] SC-DDPL as a Countermeasure against Static Power Side-Channel Attacks
    Bellizia, Davide
    Della Sala, Riccardo
    Scotti, Giuseppe
    CRYPTOGRAPHY, 2021, 5 (03)
  • [8] Analysis of a Code-Based Countermeasure Against Side-Channel and Fault Attacks
    Barbu, Guillaume
    Battistello, Alberto
    INFORMATION SECURITY THEORY AND PRACTICE, WISTP 2016, 2016, 9895 : 153 - 168
  • [9] Parallelized Side-Channel Attack Resisted Scalar Multiplication Using q-Based Addition-Subtraction k-chains
    Phalakarn, Kittiphop
    Phalakarn, Kittiphon
    Suppakitpaisarn, Vorapong
    2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 140 - 146
  • [10] QuadSeal: Quadruple Algorithmic Symmetrizing Countermeasure Against Power Based Side-channel Attacks
    Jayasinghe, Darshana
    Ignjatovic, Aleksandar
    Ambrose, Jude Angelo
    Ragel, Roshan
    Parameswaran, Sri
    2015 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2015, : 21 - 30