Database architectures for new hardware

被引:0
|
作者
Ailamaki, A [1 ]
机构
[1] Carnegie Mellon Univ, Dept Comp Sci, Pittsburgh, PA 15213 USA
来源
ICDE 2005: 21ST INTERNATIONAL CONFERENCE ON DATA ENGINEERING, PROCEEDINGS | 2005年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Thirty years ago, DBMS stored data on disks and cached recently used data in main memory buffer pools, while designers worried about improving I/O performance and maximizing main memory utilization. Today, however, databases live in multi-level memory hierarchies that include disks, main memories, and several levels of processor caches. Recent research shows that database performance is directly influenced by all levels of the underlying computer hardware and devices. This tutorial aims at (a) explaining why database performance depends on modern processor and memory microarchitectures, (b) surveying and contrasting research on the topic over the past decade, and (c) discussing future research challenges.
引用
收藏
页码:1148 / 1148
页数:1
相关论文
共 50 条
  • [1] Database architectures for new hardware
    Ailamaki, A. (natassa@cmu.edu), IEEE Computer Society; The Database Society of Japan, DBSJ; Information Processing Society of Japan, IPSJ; Institute of Electronics, Info. Commun. Engineers, IEICE (Institute of Electrical and Electronics Engineers Computer Society):
  • [2] The New Database Architectures
    Kraska, Tim
    Trushkowsky, Beth
    IEEE INTERNET COMPUTING, 2013, 17 (03) : 72 - 75
  • [3] Hardware architectures for programming languages and programming languages for hardware architectures
    Wirth, Niklaus
    Operating Systems Review (ACM), 1987, 21 (04): : 2 - 7
  • [4] NEW COMPONENTS CALL FOR HARDWARE COMPARISON OF RECEIVER ARCHITECTURES
    Nelson, Todd
    ELECTRONICS WORLD, 2012, 118 (1914): : 14 - 17
  • [5] New Hardware Architectures for Montgomery Modular Multiplication Algorithm
    Huang, Miaoqing
    Gaj, Kris
    El-Ghazawi, Tarek
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (07) : 923 - 936
  • [6] Tutorial: New hardware architectures for data management (DPMH)
    Tutorium: Neue hardwarearchitekturen für das datenmanagement
    1600, Gesellschaft fur Informatik (GI) (P-216):
  • [7] A new concept for hardware acceleration of database code
    Jovanov, E
    Milutinovic, V
    MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 162 - 165
  • [8] New Hardware Static and Reconfigurable Architectures for Video Watermarking System
    Dalbouchi, Roukaya
    Dhahri, Salah
    Elhajji, Majdi
    Zitouni, Abdelkrim
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (10)
  • [9] Cloud Server Benchmark Suite for Evaluating New Hardware Architectures
    Wu, Hao
    Liu, Fangfei
    Lee, Ruby B.
    IEEE COMPUTER ARCHITECTURE LETTERS, 2017, 16 (01) : 14 - 17
  • [10] Challenges of certification and integration of new hardware into legacy avionics architectures
    Zeitler, Andreas
    2019 IEEE/AIAA 38TH DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2019,