Hybrid delay scan: A low hardware overhead scan-based delay test technique for high fault coverage and compact test sets

被引:60
|
作者
Wang, S [1 ]
Liu, X [1 ]
Chakradhar, ST [1 ]
机构
[1] NEC Labs, Princeton, NJ USA
关键词
D O I
10.1109/DATE.2004.1269074
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel scan-based delay test approach, referred as the hybrid delay scan, is proposed in this paper The proposed scan-based delay testing method combines advantages of the skewed-load and broad-side approaches. Unlike the skewed-load approach whose design requirement is often too costly to meet due to the fast switching scan enable signal, the hybrid delay scan does not require a strong buffer or buffer tree to drive the fast switching scan enable signal. Hardware overhead added to standard scan designs to implement the hybrid approach is negligible. Since the fast scan enable signal is internally generated, no external pin is required. Transition delay fault coverage achieved by the hybrid approach is equal to or higher than that achieved by the broad-side load for all ISCAS 89 benchmark circuits. On an average, about 4.5% improvement in fault coverage is obtained by the hybrid approach over the broad-side approach.
引用
收藏
页码:1296 / 1301
页数:6
相关论文
共 50 条
  • [1] Low overhead partial enhanced scan technique for compact and high fault coverage transition delay test patterns
    Wang, Seongmoon
    Wei, Wenlong
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 125 - 130
  • [2] Improving transition delay fault coverage using hybrid scan-based technique
    Ahmed, N
    Tehranipoor, M
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 187 - 195
  • [4] Low overhead design-for-testability for scan-based delay fault testing
    Yang Decai
    Chen Guangiu
    Xie Yongle
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2007, 18 (01) : 40 - 44
  • [5] A scan-based delay test method for reduction of overtesting
    Liu, Hui
    Li, Huawel
    Hui, Yu
    Li, Xiaowei
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 521 - 526
  • [6] Scan-based delay test types and their effect on power dissipation during test
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (02) : 398 - 403
  • [7] A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs
    Wang, S
    Chakradhar, ST
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 574 - 583
  • [8] A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs
    Wang, Seongmoon
    Chakradhar, Srimat T.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (08) : 1555 - 1564
  • [9] Delay test scan flip-flop: DFT for high coverage delay testing
    Xu, Gefu
    Singh, Adit D.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 763 - +
  • [10] Low-power technique of scan-based design for test
    Xu, L
    Sun, YH
    Chen, HY
    ELECTRONICS LETTERS, 2000, 36 (23) : 1920 - 1921