Noise predictive maximum likelihood detection combined with parity-based post-processing

被引:52
|
作者
Cideciyan, RD [1 ]
Coker, JD
Eleftheriou, E
Galbraith, RL
机构
[1] IBM Res, Zurich Res Lab, CH-8803 Ruschlikon, Switzerland
[2] IBM Corp, Storage Syst Div, Rochester, MN 55901 USA
关键词
noise-predictive maximum-likelihood detection; noise-predictive post-processing; parity check codes; sector error probability;
D O I
10.1109/20.917606
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The performance of magnetic recording systems that include conventional modulation codes combined with multiple parity bits is studied. Various performance measures, including bit error rate at the output of the inverse precoder, byte error probability at the input of the Reed-Solomon (RS) decoder and sector error rate, are used to evaluate the performance of various coding/detection schemes. Suboptimum detection/decoding schemes consisting of a 16-state noise-predictive maximum-likelihood (NPML) detector followed by parity-based noise-predictive post-processing, and maximum-likelihood sequence detection/decoding on the combined channel/parity trellis are considered, For conventional modulation codes, it is shown that although the dual-parity post-processor gains 0.5 dB over the single-parity post-processor in terms of bit- and byte-error-rate performance, the sector-error-rate performance of both schemes is almost the same. Furthermore, the sector-error-rate performance of optimum 64-state combined channel/parity detection for the dual-parity code is shown to be approximately 0.1 dB better than that of optimum 32-state combined channel/parity detection for the single-parity code. These performance gains can be even more substantial if appropriate coding techniques that eliminate certain error events and minimize error burst length or multiparity codes in conjunction with combined parity/channel detection are used.
引用
收藏
页码:714 / 720
页数:7
相关论文
共 50 条
  • [1] Quantum Annealing with Post-processing of Maximum Likelihood for LDPC Decoding
    Guo, Yuhang
    Zeng, Han
    Xiong, Feng
    Luan, Tian
    Zhang, Zaichen
    Wang, Xiaojun
    2024 5TH INFORMATION COMMUNICATION TECHNOLOGIES CONFERENCE, ICTC 2024, 2024, : 168 - 172
  • [2] Noise-predictive maximum likelihood (NPML) detection
    Coker, JD
    Eleftheriou, E
    Galbraith, RL
    Hirt, W
    IEEE TRANSACTIONS ON MAGNETICS, 1998, 34 (01) : 110 - 117
  • [3] Noise post-processing based on a stationary noise generator
    Ehara, H
    Yasunaga, K
    Hiwasaki, Y
    Mano, K
    2002 IEEE SPEECH CODING WORKSHOP PROCEEDINGS: A PARADIGM SHIFT TOWARD NEW CODING FUNCTIONS FOR THE BROADBAND AGE, 2002, : 178 - 180
  • [5] Noise Robust Features Based on MVA Post-processing
    Korba, Mohamed Cherif Amara
    Messadeg, Djemil
    Bourouba, Houcine
    Djemili, Rafik
    COMPUTER SCIENCE AND ITS APPLICATIONS, CIIA 2015, 2015, 456 : 155 - 166
  • [6] Post-processing in edge detection based on segments
    Flores-Vidal, P. A.
    Martinez, N.
    Gomez, D.
    DATA SCIENCE AND KNOWLEDGE ENGINEERING FOR SENSING DECISION SUPPORT, 2018, 11 : 1425 - 1432
  • [7] A LINE-PRESERVING POST-PROCESSING TECHNIQUE FOR MAXIMUM-LIKELIHOOD CLASSIFICATION OF SAR IMAGES
    WANG, D
    HE, DC
    BENIE, GB
    INTERNATIONAL JOURNAL OF REMOTE SENSING, 1995, 16 (11) : 2081 - 2087
  • [8] Exploiting Error Detection Latency for Parity-based Soft Error Detection
    Aydos, Gokce
    Fey, Goerschwin
    2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2016, : 3 - 8
  • [9] Parity-based concurrent error detection in symmetric block ciphers
    Karri, R
    Kuznetsov, G
    Goessel, M
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 919 - +
  • [10] An Area Effective Parity-based Fault Detection Technique for FPGAs
    Nazar, Gabriel L.
    Carro, Luigi
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 27 - 33