共 50 条
- [2] Test Pattern Generation in Presence of Unknown Values Based on Restricted Symbolic Logic 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
- [3] Improving Test Pattern Generation in Presence of Unknown Values beyond Restricted Symbolic Logic 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
- [4] A performance-driven QBF-Based iterative logic array representation with applications to verification, debug and test IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 240 - +
- [5] Accurate CEGAR-based ATPG in Presence of Unknown Values for Large Industrial Designs PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 972 - 977
- [7] SAT-Based Fault Coverage Evaluation in the Presence of Unknown Values 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1303 - 1308
- [8] Efficient BDD-based Fault Simulation in Presence of Unknown Values 2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 383 - 388
- [10] Test Pattern Generation Technology Based on TPAC and LFSR 2011 AASRI CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INDUSTRY APPLICATION (AASRI-AIIA 2011), VOL 2, 2011, : 257 - 260