Comprehensive Study of Error Detection by Cyclic Redundancy Check

被引：0
|
作者：
Singh, Anil Kumar [1 ]
机构：
[1] Jagran Inst Management, Dept Informat Technol, Kanpur, Uttar Pradesh, India
来源：
2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT) | 2017年
关键词：
Polynomial; Divisor; Dividend; remainder; CRC; Generator polynomial G(x);
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
There are different methods are used in detecting the error of codeword i.e. parity check etc.. In this paper we will try to detect the error of codeword with the help of Cyclic Redundancy Check (CRC). This technique involves binary division of the data. The sender performs a division operation on the bits being sent and calculates the remainder. Before sending the actual bits, the sender appends the remainder at the end of the real bits. In this paper we have taken two scenarios as 1 and 2. It will help in generating the codeword and checking the error.
引用
收藏
页码：556 / 558
页数：3
相关论文
共 50 条
  • [1] Authentication Protocol Using Error Correcting Codes and Cyclic Redundancy Check
    Kumar, C. Pavan
    Selvakumar, R.
    WIRELESS ALGORITHMS, SYSTEMS, AND APPLICATIONS (WASA 2018), 2018, 10874 : 874 - 882
  • [2] Undetected error probability performance of cyclic redundancy-check codes of 16-bit redundancy
    Baicheva, T
    Dodunekov, S
    Kazakov, P
    IEE PROCEEDINGS-COMMUNICATIONS, 2000, 147 (05): : 253 - 256
  • [3] Cyclic redundancy check code based high-rate error-detection code for perpendicular recording
    Moon, J
    Park, J
    Lee, J
    IEEE TRANSACTIONS ON MAGNETICS, 2006, 42 (05) : 1626 - 1628
  • [4] Matrix Code Based Error Correction For LUT Based Cyclic Redundancy Check
    Mathew, Neepa P.
    Mohan, Anith
    1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 590 - 597
  • [5] A Multiple Bits Error Correction Method Based on Cyclic Redundancy Check Codes
    Zhang, Yanbin
    Yuan, Qi
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 1809 - 1811
  • [6] IMPLEMENTATION OF CYCLIC REDUNDANCY CHECK CIRCUITS
    CAVELL, P
    ELECTRONIC ENGINEERING, 1977, 49 (588): : 51 - &
  • [7] Data Transmission Error Detection and Correction with Cyclic Redundancy Check and Polar Code Integration with Successive Cancellation Decoding Algorithm
    An, Fanglin
    Ye, Jun
    Yang, Zewen
    APPLIED SCIENCES-BASEL, 2025, 15 (03):
  • [8] A Study of Adaptable Co-processors for Cyclic Redundancy Check on an FPGA
    Akagic, Amila
    Amano, Hideharu
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 119 - 124
  • [9] Design and implementation of cyclic redundancy check algorithm
    Sang, Sheng Ju
    COMPUTING, CONTROL, INFORMATION AND EDUCATION ENGINEERING, 2015, : 405 - 409
  • [10] Interleaved cyclic redundancy check (CRC) code
    Kong, JJ
    Parhi, KK
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 2137 - 2141
12345