Architecture based performance evaluation of IIR digital filters for DSP Applications

被引:0
|
作者
Bujjibabu, P. [1 ]
Sravani, N. [1 ]
机构
[1] Aditya Engn Coll, ECE Dept, Surampalem, Andhra Pradesh, India
关键词
Direct form-I; Direct form-II; Cascade; IIR filter; MATLAB system generator;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A relatively recent innovation in the domain of digital filtering has been the introduction of signal processing applications with effective power utilization. No scope towards the effective and efficient architecture realization with existing part of literature, and hence investigation is made and is confined with cascade form of filter design. In this paper, architectures are realized based on common set of specifications to arrive at the high performance recursive filter for low power applications using Xilinx System Generator. Infinite Impulse Response (IIR) filters can be realized in many forms those are Direct form-I, Direct form-II, Cascade, parallel form. All these structures provide a space for selection of an appropriate architecture for reduction of power consumption and improvement in speed of digital filters. In this particular work, a 5th order low pass IIR filter is realized in Direct form-I, Direct form-II, Cascade form (Direct form-I/Direct form-II) as an example of the methodology in a Xilinx FPGA device. Also corresponding power analysis was performed and finally concluded that cascade (Direct form-I) realization is the best technique to implement higher order IIR filters when power is a main constraint, cascade (Direct form-II) technique is best with area and speed as constraints.
引用
收藏
页码:224 / 229
页数:6
相关论文
共 50 条
  • [1] Sequential design of IIR digital filters for low-power DSP applications
    Saab, S
    Lu, WS
    Antoniou, A
    1998 IEEE SYMPOSIUM ON ADVANCES IN DIGITAL FILTERING AND SIGNAL PROCESSING, 1998, : 96 - 100
  • [2] Dual Circular Buffer Architecture for Digital FIR/IIR Filters
    Li, Jessica
    Li, Joseph
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 400 - 403
  • [3] On DSP implementation of adaptive IIR filters
    Cousseau, JE
    Donate, PD
    Diniz, PSR
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 752 - 755
  • [4] Pipelining of cordic based iir digital filters
    Ma, JP
    Parhi, KK
    Deprettere, EF
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 643 - 646
  • [5] A high performance distributed-parallel-processor architecture for 3D IIR digital filters
    Madanayake, A
    Bruton, L
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1457 - 1460
  • [6] Design of IIR digital filters based on eigenvalue problem
    Zhang, X
    Iwakura, H
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1996, 44 (06) : 1325 - 1333
  • [7] WAVE DIGITAL-FILTERS BOOST DSP APPLICATIONS
    LAWSON, S
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1992, 8 (04): : 27 - 31
  • [8] Distributed evolutionary digital filters for IIR adaptive digital filters
    Abe, M.
    Kawamata, M.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (08) : 1848 - 1855
  • [9] Distributed evolutionary digital filters for IIR adaptive digital filters
    Abe, M
    Kawamata, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (08): : 1848 - 1855
  • [10] Design of IIR digital allpass filters based on eigenvalue problem
    Nagaoka Univ of Technology, Niigata, Japan
    IEEE Trans Signal Process, 2 (554-559):