Control of Autonomic Parallelism Adaptation on Software Transactional Memory

被引:0
|
作者
Zhou, Naweiluo [1 ]
Delaval, Gwenael [1 ]
Rohu, Bogdan [2 ]
Rutten, Eric [1 ]
Mehaut, Jean-Francois [1 ]
机构
[1] Univ Grenoble Alpes, CNRS, INRIA, LIG, Grenoble, France
[2] Univ Grenoble Alpes, CNRS, GiPSA Lab, Grenoble, France
来源
2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016) | 2016年
关键词
autonomic; transactional memory; feedback control; synchronization; parallelism adaptation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Parallel programs need to manage the trade-off between the time spent in synchronization and computation. A high parallelism may decrease computing time while increase synchronization cost among threads. A way to improve program performance is to adjust parallelism to balance conflicts among threads. However, there is no universal rule to decide the best parallelism for a program from an offline view. Furthermore, an offline tuning is error-prone. Hence, it becomes necessary to adopt a dynamic tuning-configuration strategy to better manage a STM system. Software Transactional Memory (STM) has emerged as a promising technique, which bypasses locks, to address synchronization issues through transactions. Autonomic computing offers designers a framework of methods and techniques to build automated systems with well-mastered behaviours. Its key idea is to implement feedback control loops to design safe, efficient and predictable controllers, which enable monitoring and adjusting controlled systems dynamically while keeping overhead low. We propose to design feedback control loops to automate the choice of parallelism level at runtime to diminish program execution time.
引用
收藏
页码:180 / 187
页数:8
相关论文
共 50 条
  • [1] Autonomic Parallelism and Thread Mapping Control on Software Transactional Memory
    Zhou, Naweiluo
    Delaval, Gwenael
    Robu, Bogdan
    Rutten, Eric
    Mehaut, Jean-Francois
    2016 IEEE INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING (ICAC), 2016, : 189 - 198
  • [2] Disjoint-access parallelism in software transactional memory
    Technion, Haifa, Israel
    不详
    Lect. Notes Comput. Sci., (72-97):
  • [3] Nested Parallelism in Transactional Memory
    Agrawal, Kunal
    Fineman, Jeremy T.
    Sukha, Jim
    PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, : 163 - 174
  • [4] Nested parallelism in transactional memory
    Instituto Superior Técnico, Universidade de Lisboa/INESC-ID, Portugal
    Lect. Notes Comput. Sci., (192-209):
  • [5] Improving Parallelism in Hardware Transactional Memory
    Dice, Dave
    Herlihy, Maurice
    Kogan, Alex
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2018, 15 (01)
  • [6] Estimating Parallelism of Transactional Memory Programs
    Popovic, Miroslav
    Basicevic, Ilija
    Djukic, Miodrag
    Cetic, Nenad
    2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2013, : 437 - 443
  • [7] Relaxed Concurrency Control in Software Transactional Memory
    Aydonat, Utku
    Abdelrahman, Tarek S.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (07) : 1312 - 1325
  • [8] Machine learning-based thread-parallelism regulation in software transactional memory
    Rughetti, Diego
    Di Sanzo, Pierangelo
    Ciciani, Bruno
    Quaglia, Francesco
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 109 : 208 - 229
  • [9] Software transactional memory
    Shavit, N
    Touitou, D
    DISTRIBUTED COMPUTING, 1997, 10 (02) : 99 - 116
  • [10] Software transactional memory
    Nir Shavit
    Dan Touitou
    Distributed Computing, 1997, 10 : 99 - 116