Experimental evaluation of a parallel blind demodulator combined with a Reed-Solomon decoder in the presence of intersymbol interference

被引：0
|
作者：
Tanada, K [1 ]
Kubo, H [1 ]
Okazaki, A [1 ]
Uraguchi, T [1 ]
Hayashi, S [1 ]
Ishikawa, H [1 ]
Iwase, A [1 ]
Taniguchi, J [1 ]
机构：
[1] Mitsubishi Electr Corp, Informat Technol R&D Ctr, Itami, Hyogo 664, Japan
来源：
IEEE 54TH VEHICULAR TECHNOLOGY CONFERENCE, VTC FALL 2001, VOLS 1-4, PROCEEDINGS | 2001年
关键词：
fast time-varying fading; beat interference; adaptive equalization; forward error correction coding;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper evaluates a parallel blind demodulator combined with a Reed-Solomon (RS) decoder in the presence of intersymbol interference (ISI) by means of hardware experiments. Our target systems are point to multi-point (P-MP) communication systems for business use, of which bit rates in the air are 9.6 kbps. In such narrow frequency band systems, fast time-varying fading is one of serious problems. The implemented parallel blind demodulator employs adaptive maximum-likelihood sequence estimation with per-survivor processing (PSP-MLSE), and the RS code is used for a forward error correction (FEC) code. Finally, experimental results confirm that the parallel blind demodulator combined with the RS decoder achieves excellent BER performance.
引用
收藏
页码：2355 / 2359
页数：5
相关论文
共 20 条
  • [1] A parallel blind demodulator in the presence of intersymbol interference
    Kubo, H
    Okazaki, A
    Tanada, K
    Penther, B
    Miyake, M
    2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 2520 - 2524
  • [2] A parallel reed-solomon decoder on the imagine stream processor
    Wen, M
    Zhang, CY
    Wu, N
    Li, HY
    Li, L
    PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, PROCEEDINGS, 2004, 3358 : 28 - 33
  • [3] A parallel Reed-Solomon decoder on the imagine stream processor
    Wen, Mei
    Zhang, Chunyuan
    Wu, Nan
    Li, Haiyan
    Li, Li
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2004, 3358 : 28 - 33
  • [4] A fast parallel Reed-Solomon decoder on a reconfigurable architecture
    Koohi, A
    Bagherzadeh, N
    Pan, CZ
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 59 - 64
  • [5] High-speed VLSI architecture for parallel Reed-Solomon decoder
    Lee, H
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 320 - 323
  • [6] High-speed VLSI architecture for parallel Reed-Solomon decoder
    Lee, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (02) : 288 - 294
  • [7] Reed-Solomon Decoder Architecture Using Bit-Parallel Systolic Multiplier
    Gosavi, Suvarna K.
    Ghodeswar, U. S.
    Sarate, G. G.
    COMPUTATIONAL INTELLIGENCE AND INFORMATION TECHNOLOGY, 2011, 250 : 122 - +
  • [8] Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction
    Li, Li
    Yuan, Bo
    Wang, Zhongfeng
    Sha, Jin
    Pan, Hongbing
    Zheng, Weishan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (07) : 1346 - 1350
  • [9] A Single and Adjacent Symbol Error-Correcting Parallel Decoder for Reed-Solomon Codes
    Namba, Kazuteru
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (01) : 75 - 81
  • [10] VHDL Design and FPGA Implementation of a Parallel Reed-Solomon (15, K, D) Encoder/Decoder
    Elharoussi, Mustapha
    Hamyani, Asmaa
    Belkasmi, Mostafa
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2013, 4 (01) : 33 - 37
12