An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design

被引:7
|
作者
Seok, Moon Gi [1 ]
Kim, Tag Gon [1 ]
Choi, Chang Beom [2 ]
Park, Daejin [3 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Daejeon 305701, South Korea
[2] Handong Global Univ, Sch Creat Convergence Educ, Pohang 37554, South Korea
[3] Kyungpook Natl Univ, Sch Elect Engn, Daegu 702701, South Korea
基金
新加坡国家研究基金会;
关键词
High-level architecture (HLA)/runtime infrastructure (RTI); mixed-signal design; simulator interoperation; system-level verification; system-on-chip (SoC) design;
D O I
10.1109/TVLSI.2016.2594948
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In mixed-signal system-on-chip (SoC) design, distributed cosimulation is one of the practical approaches for unifying various abstracted hardware models using different description languages. Conventional ad hoc distributed cosimulation solutions do not have formal theoretical backgrounds of simulator integration into their solutions. In this brief, we propose a general cosimulation framework based on the high-level architecture (HLA) and newly defined programming language interface for interoperation (PLI-I) as a formal simulator interface. Based on the PLI-I and HLA, we propose formal integration and interoperation procedures. To reduce integration costs, the procedures have been developed into a common library and then merged with modeldependent signal-event converter to handle differently abstracted in/out signals. During the interoperation, to resolve the different time-advance mechanisms of the digital and analog simulators, the adapter executes an advanced HLA-based synchronization based on the presimulation concepts. The case study shows the reduced design effort in integrating and validating the heterogeneous models and simulators using the proposed framework in mixed-signal SoC design.
引用
收藏
页码:760 / 764
页数:5
相关论文
共 50 条
  • [1] Mixed-Signal Verification Methods for Multi-Power Mixed-Signal System-on-Chip (SoC) Design
    Liang, Chao
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [2] Tunnel FETs for Mixed-Signal System-on-Chip Applications
    Mallik, Abhijit
    ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 16, 2013, 53 (05): : 93 - 104
  • [3] A processor for testing mixed-signal cores in System-on-Chip
    Duarte, F
    da Silva, JM
    Alves, JC
    Pinho, GA
    Matos, JS
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 184 - 191
  • [4] Concept of a joint university/industry course for mixed-signal system-on-chip design
    Mades, J
    Schneider, T
    Windisch, A
    Hollstein, T
    Becker, J
    Glesner, M
    2001 International Conference on Microelectronic Systems Education, Proceedings: DESIGNING MICROSYSTEMS IN THE NEW MILLENNIUM, 2001, : 2 - 3
  • [5] Mission level modeling and simulation language for mixed-signal system-on-chip design
    Andjelkovic, Bojan
    Litovski, Vanco
    Zerbe, Volker
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (01) : 15 - 28
  • [6] Designing nonlinearity characterization for mixed-signal circuits in system-on-chip
    Kim, Byoungho
    Abraham, Jacob A.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 341 - 348
  • [7] Designing nonlinearity characterization for mixed-signal circuits in system-on-chip
    Byoungho Kim
    Jacob A. Abraham
    Analog Integrated Circuits and Signal Processing, 2015, 82 : 341 - 348
  • [8] Cosimulation-based power estimation for system-on-chip design
    Lajolo, M
    Raghunathan, A
    Dey, S
    Lavagno, L
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 253 - 266
  • [9] Curriculum Development for Tapeout-Ready Mixed-Signal System-on-Chip Design and Assembly
    Murray, Samuel J.
    Schmitz, Joseph A.
    Banat, Sina
    Hoffman, Michael W.
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [10] Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip
    Jiang, Wei
    Agrawal, Vishwani D.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2313 - 2316